{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:19:32Z","timestamp":1750306772518,"version":"3.41.0"},"reference-count":33,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2013,10,1]],"date-time":"2013-10-01T00:00:00Z","timestamp":1380585600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100002418","name":"Intel Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100002418","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2013,10]]},"abstract":"<jats:p>In chip design today and for a foreseeable future, the last-level cache and on-chip interconnect is not only performance critical but also a substantial power consumer. This work focuses on employing dynamic voltage and frequency scaling (DVFS) policies for networks-on-chip (NoC) and shared, distributed last-level caches (LLC). In particular, we consider a practical system architecture where the distributed LLC and the NoC share a voltage\/frequency domain that is separate from the core domain. This architecture enables the control of the relative speed between the cores and memory hierarchy without introducing synchronization delays within the NoC. DVFS for this architecture is more complex than individual link\/core-based DVFS since it involves spatially distributed monitoring and control. We propose an average memory access time (AMAT)-based monitoring technique and integrate it with DVFS based on PID control theory. Simulations on PARSEC benchmarks yield a 27% energy savings with a negligible impact on system performance.<\/jats:p>","DOI":"10.1145\/2504905","type":"journal-article","created":{"date-parts":[[2013,11,6]],"date-time":"2013-11-06T14:09:19Z","timestamp":1383746959000},"page":"1-21","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":21,"title":["In-network monitoring and control policy for DVFS of CMP networks-on-chip and last level caches"],"prefix":"10.1145","volume":"18","author":[{"given":"Xi","family":"Chen","sequence":"first","affiliation":[{"name":"Texas A&amp;M University, College Station, TX"}]},{"given":"Zheng","family":"Xu","sequence":"additional","affiliation":[{"name":"Texas A&amp;M University, College Station, TX"}]},{"given":"Hyungjun","family":"Kim","sequence":"additional","affiliation":[{"name":"Texas A&amp;M University, College Station, TX"}]},{"given":"Paul","family":"Gratz","sequence":"additional","affiliation":[{"name":"Texas A&amp;M University, College Station, TX"}]},{"given":"Jiang","family":"Hu","sequence":"additional","affiliation":[{"name":"Texas A&amp;M University, College Station, TX"}]},{"given":"Michael","family":"Kishinevsky","sequence":"additional","affiliation":[{"name":"Strategic CAD Labs, Intel Corporation, Hillsboro, OR"}]},{"given":"Umit","family":"Ogras","sequence":"additional","affiliation":[{"name":"Strategic CAD Labs, Intel Corporation, Hillsboro, OR"}]}],"member":"320","published-online":{"date-parts":[[2013,10,25]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1816004"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.32"},{"key":"e_1_2_1_4_1","doi-asserted-by":"crossref","unstructured":"Fadali M. S. and Visioli A. 2009. Digital Control Engineering: Analysis and Design 1st Ed. Academic Press.  Fadali M. S. and Visioli A. 2009. Digital Control Engineering: Analysis and Design 1st Ed. Academic Press.","DOI":"10.1016\/B978-0-12-374498-2.00001-1"},{"volume-title":"Proceedings of the IEEE International Symposium on High-Performance Computer Architecture. 203--215","author":"Gratz P.","key":"e_1_2_1_5_1"},{"volume-title":"Proceedings of the Workshop on Chip Multiprocessor Memory Systems and Interconnects.","author":"Gratz P.","key":"e_1_2_1_6_1"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.90"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-00454-4_19"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/774572.774629"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333686"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2059270"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2091686"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065726"},{"volume-title":"Proceedings of the IEEE International Solid-State Circuits Conference. 58--59","author":"Kumar R.","key":"e_1_2_1_14_1"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2006.21"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000113"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2010691"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669151"},{"key":"e_1_2_1_19_1","unstructured":"Muralimanohar N. Balasubramonian R. and Jouppi N. P. 2009. CACTI 6.0: a tool to model large caches. Tech. rep. HP Laboratories.  Muralimanohar N. Balasubramonian R. and Jouppi N. P. 2009. CACTI 6.0: a tool to model large caches. Tech. rep. HP Laboratories."},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391627"},{"volume-title":"Proceedings of the Workshop on SoC Architecture, Accelerators and Workloads.","author":"Prabhu S.","key":"e_1_2_1_21_1"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2011.03.016"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669170"},{"volume-title":"Proceedings of the IEEE\/ACM International Symposium on Microarchitecture. 356--367","author":"Semeraro G.","key":"e_1_2_1_24_1"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2002.10"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859641"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2004.8"},{"volume-title":"Proceedings of ACM\/IEEE International Parallel and Distributed Processing Symposium.","author":"Son S. W.","key":"e_1_2_1_28_1"},{"key":"e_1_2_1_29_1","unstructured":"Synopsys. 2007. Low Power Methodology Manual. (2007). http:\/\/www.synopsys.com\/community\/partners\/arm\/pages\/lpmm.aspx.  Synopsys. 2007. Low Power Methodology Manual. (2007). http:\/\/www.synopsys.com\/community\/partners\/arm\/pages\/lpmm.aspx."},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/777412.777444"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024423"},{"volume-title":"Proceedings of the International Workshop on Network on Chip Architecture. 58--63","author":"Yin A. W.","key":"e_1_2_1_32_1"},{"volume-title":"Proceedings of ACM\/IEEE International Symposium on Low Power Electronics and Design. 403--408","author":"Zhou P.","key":"e_1_2_1_33_1"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2504905","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2504905","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:28:57Z","timestamp":1750231737000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2504905"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":33,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2013,10]]}},"alternative-id":["10.1145\/2504905"],"URL":"https:\/\/doi.org\/10.1145\/2504905","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"type":"print","value":"1084-4309"},{"type":"electronic","value":"1557-7309"}],"subject":[],"published":{"date-parts":[[2013,10]]},"assertion":[{"value":"2013-01-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2013-06-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2013-10-25","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}