{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:19:15Z","timestamp":1750306755373,"version":"3.41.0"},"reference-count":44,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2013,9,16]],"date-time":"2013-09-16T00:00:00Z","timestamp":1379289600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100003958","name":"Technologiestichting STW","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003958","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003195","name":"Ministerie van Economische Zaken","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003195","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2013,9,16]]},"abstract":"<jats:p>\n            In application-specific processor design, a common approach to improve performance and efficiency is to use special instructions that execute complex operation patterns. However, in a generic embedded processor with compact Instruction Set Architecture (ISA), these special instructions may lead to large overhead such as: (\n            <jats:italic>i<\/jats:italic>\n            ) more bits are needed to encode the extra opcodes and operands, resulting in wider instructions; (\n            <jats:italic>ii<\/jats:italic>\n            ) more Register File (RF) ports are required to provide the extra operands to the function units. Such overhead may increase energy consumption considerably.\n          <\/jats:p>\n          <jats:p>\n            In this article, we propose to support flexible operation pair patterns in a processor with a compact 24-bit RISC-like ISA using: (\n            <jats:italic>i<\/jats:italic>\n            ) a partially reconfigurable decoder that exploits the pattern locality to reduce opcode space requirement; (\n            <jats:italic>ii<\/jats:italic>\n            ) a software-controlled bypass network to reduce operand encoding bit and RF port requirement. An energy-aware compiler backend is designed for the proposed architecture that performs pattern selection and bypass-aware scheduling to generate energy-efficient codes. Though the proposed design imposes extra constraints on the operation patterns, the experimental results show that for benchmark applications from different domains, the average dynamic instruction count is reduced by over 25%, which is only about 2% less than the architecture without such constraints. The proposed architecture reduces total energy by an average of 15.8% compared to the RISC baseline, while the one without constraints achieves almost no improvement due to its high overhead. When high performance is required, the proposed architecture is able to achieve a speedup of 13.8% with 13.1% energy reduction compared to the baseline by introducing multicycle SFU operations.\n          <\/jats:p>","DOI":"10.1145\/2509420.2509426","type":"journal-article","created":{"date-parts":[[2013,9,17]],"date-time":"2013-09-17T19:57:05Z","timestamp":1379447825000},"page":"1-25","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["An energy-efficient method of supporting flexible special instructions in an embedded processor with compact ISA"],"prefix":"10.1145","volume":"10","author":[{"given":"Dongrui","family":"She","sequence":"first","affiliation":[{"name":"Eindhoven University of Technology, Eindhoven, the Netherlands"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yifan","family":"He","sequence":"additional","affiliation":[{"name":"Eindhoven University of Technology, Eindhoven, the Netherlands"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Henk","family":"Corporaal","sequence":"additional","affiliation":[{"name":"Eindhoven University of Technology, Eindhoven, the Netherlands"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2013,9,16]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"Arm Ltd. 2013. ARM thumb instruction set. http:\/\/www.arm.com\/.  Arm Ltd. 2013. ARM thumb instruction set. http:\/\/www.arm.com\/."},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/301177.301192"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775897"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2090543"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2008.1"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2009.45"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278678"},{"key":"e_1_2_1_8_1","unstructured":"Cacti. 2009. cacti 5.3 rev 174. http:\/\/quid.hpl.hp.com:9081\/cacti\/.  Cacti. 2009. cacti 5.3 rev 174. http:\/\/quid.hpl.hp.com:9081\/cacti\/."},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996810"},{"volume-title":"Proceedings of the 36th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO'03)","author":"Clark N.","key":"e_1_2_1_10_1"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.5"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.9"},{"volume-title":"Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD'05)","author":"Cong J.","key":"e_1_2_1_13_1"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.16"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1968502.1968509"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.85"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/55364.55407"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1007\/11823285_31"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/195058.195221"},{"key":"e_1_2_1_20_1","unstructured":"Heysters P. M. Smit G. J. M. and Molenkamp E. 2003. Montium - Balancing between energy-efficiency flexibility and performance. In Engineering of Reconfigurable Systems and Algorithms. CSREA Press 235--241.  Heysters P. M. Smit G. J. M. and Molenkamp E. 2003. Montium - Balancing between energy-efficiency flexibility and performance. In Engineering of Reconfigurable Systems and Algorithms. CSREA Press 235--241."},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1289881.1289906"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146924"},{"volume-title":"Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD'07)","author":"Karuri K.","key":"e_1_2_1_23_1"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2002685"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-03138-0_22"},{"volume-title":"Proceedings of the 7th IEEE Symposium on Field Programmable Custom Computing Machines (FCCM'99)","author":"Kastrup B.","key":"e_1_2_1_26_1"},{"volume-title":"Proceedings of the International Symposium on Code Generation and Optimization (CGO'04)","author":"Lattner C.","key":"e_1_2_1_27_1"},{"key":"e_1_2_1_28_1","unstructured":"Leibson S. 2006. Designing SOCs with Configured Cores: Unleashing the Tensilica Xtensa and Diamond Cores (Systems on Silicon). Morgan Kaufmann San Francisco CA.   Leibson S. 2006. Designing SOCs with Configured Cores: Unleashing the Tensilica Xtensa and Diamond Cores (Systems on Silicon). Morgan Kaufmann San Francisco CA."},{"volume-title":"Proceedings of the Conference on Design, Automation and Test in Europe (DATE'06)","author":"Leupers R.","key":"e_1_2_1_29_1"},{"volume":"2778","volume-title":"Proceedings of the 13th International Conference on Field Programmable Logic and Application. Lecture Notes in Computer Science","author":"Mei B.","key":"e_1_2_1_30_1"},{"key":"e_1_2_1_31_1","unstructured":"Opencores. 2013. OpenRISC 1200. http:\/\/opencores.org\/openrisc.  Opencores. 2013. OpenRISC 1200. http:\/\/opencores.org\/openrisc."},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1134650.1134675"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1086297.1086300"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/192724.192749"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/2380403.2380430"},{"volume-title":"Proceedings of the Conference on Design, Automation and Test in Europe (DATE'12)","author":"She D.","key":"e_1_2_1_36_1"},{"key":"e_1_2_1_37_1","unstructured":"Stretch Inc. 2013. Stretch software configurable processors. http:\/\/www.stretchinc.com\/.  Stretch Inc. 2013. Stretch software configurable processors. http:\/\/www.stretchinc.com\/."},{"key":"e_1_2_1_38_1","unstructured":"Tensilica Inc. 2013. Xtensa customizable processors. http:\/\/www.tensilica.com\/.  Tensilica Inc. 2013. Xtensa customizable processors. http:\/\/www.tensilica.com\/."},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.104"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155640"},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736044"},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555773"},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996764"},{"key":"e_1_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/1023833.1023844"}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2509420.2509426","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2509420.2509426","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:28:35Z","timestamp":1750231715000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2509420.2509426"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9,16]]},"references-count":44,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2013,9,16]]}},"alternative-id":["10.1145\/2509420.2509426"],"URL":"https:\/\/doi.org\/10.1145\/2509420.2509426","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"type":"print","value":"1544-3566"},{"type":"electronic","value":"1544-3973"}],"subject":[],"published":{"date-parts":[[2013,9,16]]},"assertion":[{"value":"2012-12-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2013-04-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2013-09-16","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}