{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:19:33Z","timestamp":1750306773551,"version":"3.41.0"},"reference-count":39,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2013,9,16]],"date-time":"2013-09-16T00:00:00Z","timestamp":1379289600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61070037, 61025009, 61103016, and 61170045"],"award-info":[{"award-number":["61070037, 61025009, 61103016, and 61170045"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002338","name":"Ministry of Education of the People's Republic of China","doi-asserted-by":"publisher","award":["2.01E+13"],"award-info":[{"award-number":["2.01E+13"]}],"id":[{"id":"10.13039\/501100002338","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002855","name":"Ministry of Science and Technology of the People's Republic of China","doi-asserted-by":"publisher","award":["2012AA010905"],"award-info":[{"award-number":["2012AA010905"]}],"id":[{"id":"10.13039\/501100002855","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004735","name":"Natural Science Foundation of Hunan Province","doi-asserted-by":"publisher","award":["12JJ4070"],"award-info":[{"award-number":["12JJ4070"]}],"id":[{"id":"10.13039\/501100004735","id-type":"DOI","asserted-by":"publisher"}]},{"name":"National Core-High-Base Major Project of China","award":["2013ZX01028-001-002"],"award-info":[{"award-number":["2013ZX01028-001-002"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2013,9,16]]},"abstract":"<jats:p>Multicore designs have emerged as the dominant organization for future high-performance microprocessors. Communication in such designs is often enabled by Networks-on-Chip (NoCs). A new trend in such architectures is to fit a Message Passing Interface (MPI) programming model on NoCs to achieve optimal parallel application performance. A key issue in designing MPI over NoCs is communication protocol, which has not been explored in previous research.<\/jats:p>\n          <jats:p>\n            This article advocates a hardware-supported communication mechanism using a protocol-adaptive approach to adjust to varying NoC configurations (e.g., number of buffers) and workload behavior (e.g., number of messages). We propose the\n            <jats:italic>ADaptive Communication Mechanism<\/jats:italic>\n            (ADCM), a hybrid protocol that involves behavior similar to buffered communication when sufficient buffer is available in the receiver to that similar to a synchronous protocol when buffers in the receiver are limited. ADCM adapts dynamically by deciding communication protocol on a per-request basis using a local estimate of recent buffer utilization. ADCM attempts to combine both the advantages of buffered and synchronous communication modes to achieve enhanced throughput and performance. Simulations of various workloads show that the proposed communication mechanism can be effectively used in future NoC designs.\n          <\/jats:p>","DOI":"10.1145\/2512434","type":"journal-article","created":{"date-parts":[[2013,9,23]],"date-time":"2013-09-23T13:47:05Z","timestamp":1379944025000},"page":"1-25","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Adaptive communication mechanism for accelerating MPI functions in NoC-based multicore processors"],"prefix":"10.1145","volume":"10","author":[{"given":"Libo","family":"Huang","sequence":"first","affiliation":[{"name":"National University of Defense Technology, Changsha, Hunan Province, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhiying","family":"Wang","sequence":"additional","affiliation":[{"name":"National University of Defense Technology, Changsha, Hunan Province, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nong","family":"Xiao","sequence":"additional","affiliation":[{"name":"National University of Defense Technology, Changsha, Hunan Province, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yongwen","family":"Wang","sequence":"additional","affiliation":[{"name":"National University of Defense Technology, Changsha, Hunan Province, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qiang","family":"Dou","sequence":"additional","affiliation":[{"name":"National University of Defense Technology, Changsha, Hunan Province, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2013,9,16]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPADS.2006.56"},{"key":"e_1_2_1_2_1","unstructured":"Arteris. 2011. Network on chip (noc) interconnect ips. http:\/\/www.arteris.com\/.  Arteris. 2011. Network on chip (noc) interconnect ips. http:\/\/www.arteris.com\/."},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.82"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1088149.1088202"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1183401.1183431"},{"key":"e_1_2_1_6_1","doi-asserted-by":"crossref","unstructured":"Feind K. and Mcmahon K. 2006. An ultrahigh performance mpi implementation on sgi ccnuma altix systems. Comput. Methods Sci. Technol. 2006 (Special Issue) 67--70. http:\/\/www.man.poznan.pl\/cmst\/2005\/las\/10-Feind-Gra.pdf.  Feind K. and Mcmahon K. 2006. An ultrahigh performance mpi implementation on sgi ccnuma altix systems. Comput. Methods Sci. Technol. 2006 (Special Issue) 67--70. http:\/\/www.man.poznan.pl\/cmst\/2005\/las\/10-Feind-Gra.pdf.","DOI":"10.12921\/cmst.2006.SI.01.67-70"},{"volume-title":"Proceedings of the 19th International Conference on Parallel and Distributed Computing Systems (ISCA'96)","year":"1996","author":"Galles M.","key":"e_1_2_1_7_1"},{"volume-title":"Networks on Chip","author":"Goossens K.","key":"e_1_2_1_8_1"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2005.13"},{"key":"e_1_2_1_10_1","doi-asserted-by":"crossref","unstructured":"Gropp W. Lusk E. and Skjellum A. 1999. Using MPI: Portable Parallel Programming with the Message-Passing Interface. MIT Press Cambridge MA.   Gropp W. Lusk E. and Skjellum A. 1999. Using MPI: Portable Parallel Programming with the Message-Passing Interface. MIT Press Cambridge MA.","DOI":"10.7551\/mitpress\/7056.001.0001"},{"volume-title":"Proceedings of the 21st IEEE International Parallel and Distributed Processing Symposium (IPDPS'07)","author":"Hoefler T.","key":"e_1_2_1_11_1"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5434077"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1122971.1122976"},{"volume-title":"Automation and Test in Europe Conference and Exhibition (DATE'09)","year":"2009","author":"Jaume J.","key":"e_1_2_1_14_1"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2005.04.014"},{"volume-title":"The case for message passing on many-core chips","author":"Kumar R.","key":"e_1_2_1_16_1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4419-6460-1_5"},{"volume-title":"Proceedings of the ACM\/IEEE Design, Automation, and Test in Europe Conference.","year":"2007","author":"Jain L.","key":"e_1_2_1_17_1"},{"key":"e_1_2_1_18_1","unstructured":"LAM\/MPI. 2013. http:\/\/www.lam-mpi.org\/.  LAM\/MPI. 2013. http:\/\/www.lam-mpi.org\/."},{"volume-title":"Proceedings of the 18th International Parallel and Distributed Processing Symposium.","author":"Liu J.","key":"e_1_2_1_19_1"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1007\/11752578_32"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2008.27"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2010.53"},{"volume-title":"Proceedings of the ACM\/IEEE Conference on Supercomputing (SC'08)","author":"Mattson T. G.","key":"e_1_2_1_23_1"},{"key":"e_1_2_1_24_1","unstructured":"Mpich. 2012. http:\/\/www.mcs.anl.gov\/mpi\/mpich.  Mpich. 2012. http:\/\/www.mcs.anl.gov\/mpi\/mpich."},{"key":"e_1_2_1_25_1","unstructured":"Murillo J. J. 2009. HW-sw components for parallel embedded computing on noc-based mpsocs. Ph. D. thesis. http:\/\/www.tdx.cat\/bitstream\/handle\/10803\/5779\/jjm1de1.pdf;jsessionid=6B2C471E958912BEE5D756A02B03D3D3.tdx2&quest;sequence=1.  Murillo J. J. 2009. HW-sw components for parallel embedded computing on noc-based mpsocs. Ph. D. thesis. http:\/\/www.tdx.cat\/bitstream\/handle\/10803\/5779\/jjm1de1.pdf;jsessionid=6B2C471E958912BEE5D756A02B03D3D3.tdx2&quest;sequence=1."},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/369028.369106"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1147\/sj.451.0085"},{"volume-title":"Proceedings of the 7th International Symposium on High Performance Computer Architecture (HPCA'01)","author":"Peh L.-S.","key":"e_1_2_1_28_1"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.34"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2312005.2312029"},{"volume-title":"Proceedings of the 3rd International Conference on High Performance Embedded Architectures and Compilers (HiPEAC'08)","author":"Psota J.","key":"e_1_2_1_31_1"},{"volume-title":"Proceedings of International Conference on Field Programmable Logic and Applications (FPL'06)","author":"Saldana M.","key":"e_1_2_1_32_1"},{"volume-title":"Proceedings of the High Performance Computation Conference (HPCC'07)","year":"2007","author":"Solt D.","key":"e_1_2_1_33_1"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2005.30"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1007\/11846802_20"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2009.5160890"},{"key":"e_1_2_1_37_1","unstructured":"Verari Systems I. 2012. http:\/\/www.mpi-softtech.com\/.  Verari Systems I. 2012. http:\/\/www.mpi-softtech.com\/."},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.89"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2006.14"}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2512434","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2512434","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:28:59Z","timestamp":1750231739000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2512434"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9,16]]},"references-count":39,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2013,9,16]]}},"alternative-id":["10.1145\/2512434"],"URL":"https:\/\/doi.org\/10.1145\/2512434","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"type":"print","value":"1544-3566"},{"type":"electronic","value":"1544-3973"}],"subject":[],"published":{"date-parts":[[2013,9,16]]},"assertion":[{"value":"2012-08-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2013-02-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2013-09-16","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}