{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,27]],"date-time":"2026-05-27T20:39:29Z","timestamp":1779914369556,"version":"3.53.1"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,9,10]],"date-time":"2013-09-10T00:00:00Z","timestamp":1378771200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100004837","name":"Ministerio de Ciencia e Innovaci\u00f3n","doi-asserted-by":"publisher","award":["TEC2007-68074-C02-02"],"award-info":[{"award-number":["TEC2007-68074-C02-02"]}],"id":[{"id":"10.13039\/501100004837","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Banco Santander University CEU San Pablo","award":["USP-BS PPC05\/2010"],"award-info":[{"award-number":["USP-BS PPC05\/2010"]}]},{"name":"Uruguayan Agency for Research and Innovation (ANII)","award":["PR-POS-2008-003"],"award-info":[{"award-number":["PR-POS-2008-003"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,9,10]]},"DOI":"10.1145\/2513683.2513692","type":"proceedings-article","created":{"date-parts":[[2013,9,25]],"date-time":"2013-09-25T13:13:17Z","timestamp":1380114797000},"page":"1-5","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":14,"title":["Tracking the pipelining-power rule along the FPGA technical literature"],"prefix":"10.1145","author":[{"given":"Eduardo","family":"Boemo","sequence":"first","affiliation":[{"name":"Universidad Aut\u00f3noma de Madrid, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Juan P.","family":"Oliver","sequence":"additional","affiliation":[{"name":"Universidad de la Rep\u00fablica, Uruguay"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Gabriel","family":"Caffarena","sequence":"additional","affiliation":[{"name":"Universidad CEU San Pablo, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2013,9,10]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1463891.1463945"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/110316.149352"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503072"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1080\/00207210801924024"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2006.270345"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.126534"},{"key":"e_1_3_2_1_7_1","unstructured":"J. Leijten: Analysis of Transition Activity and Power Dissipation in Synchronous Logic Circuits. Nat. Lab. Technical Note no. 339\/93 Philips Electronics N. V. (1993)  J. Leijten: Analysis of Transition Activity and Power Dissipation in Synchronous Logic Circuits . Nat. Lab. Technical Note no. 339\/93 Philips Electronics N. V. (1993)"},{"key":"e_1_3_2_1_8_1","volume-title":"European Design and Test Conference (1995)","author":"Leijten J.","unstructured":"J. Leijten , J. van Meerbergen' and J. Jess : Analysis and reduction of glitches in synchronous networks . In: European Design and Test Conference (1995) J. Leijten, J. van Meerbergen' and J. Jess: Analysis and reduction of glitches in synchronous networks. In: European Design and Test Conference (1995)"},{"key":"e_1_3_2_1_9_1","first-page":"549","volume-title":"Un estudio sobre circuitos segmentados en FPGAs","author":"Boemo E.","year":"1994","unstructured":"E. Boemo , G. Gonz\u00e1lez de Rivera , S. Lopez-Buedo and J. Meneses : Un estudio sobre circuitos segmentados en FPGAs . In : Design of Circuits and Integrated Systems , pp. 549 -- 554 ( 1994 ) E. Boemo, G. Gonz\u00e1lez de Rivera, S. Lopez-Buedo and J. Meneses: Un estudio sobre circuitos segmentados en FPGAs. In: Design of Circuits and Integrated Systems, pp. 549--554 (1994)"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","first-page":"149","DOI":"10.1007\/3-540-60294-1_108","volume-title":"Field-Programmable Logic and Applications FPL'05, LNCS","author":"Boemo E.","year":"1995","unstructured":"E. Boemo , G. Gonzalez de Rivera , S. Lopez-Buedo and J. Meneses : Some Notes on Power Management on Fugas . In: Field-Programmable Logic and Applications FPL'05, LNCS , vol. 975 , pp. 149 -- 157 , Springer-Verlag ( 1995 ) E. Boemo, G. Gonzalez de Rivera, S. Lopez-Buedo and J. Meneses: Some Notes on Power Management on Fugas. In: Field-Programmable Logic and Applications FPL'05, LNCS, vol. 975, pp.149--157, Springer-Verlag (1995)"},{"key":"e_1_3_2_1_11_1","first-page":"252","volume-title":"Int. Workshop Power and Timing Modelling for Performance of Integrated Circuits","author":"Boemo E.","year":"1995","unstructured":"E. Boemo , S. Lopez-Buedo , G. Gonz\u00e1lez de Rivera, and J. Meneses: On the Usefulness of Pipelining and Wave Pipelining as Low-Power Design Technique . In: Int. Workshop Power and Timing Modelling for Performance of Integrated Circuits , pp. 252 -- 263 ( 1995 ). E. Boemo, S. Lopez-Buedo, G. Gonz\u00e1lez de Rivera, and J. Meneses: On the Usefulness of Pipelining and Wave Pipelining as Low-Power Design Technique. In: Int. Workshop Power and Timing Modelling for Performance of Integrated Circuits, pp.252--263 (1995)."},{"key":"e_1_3_2_1_12_1","first-page":"252","volume-title":"Cortadella: Low-Power Array Multiplier with Transition-Retaining Barriers. In: Int. Workshop Power and Timing Modelling for Performance of Integrated Circuits","author":"Mussol E.","year":"1995","unstructured":"E. Mussol and J. Cortadella: Low-Power Array Multiplier with Transition-Retaining Barriers. In: Int. Workshop Power and Timing Modelling for Performance of Integrated Circuits , pp. 252 -- 263 ( 1995 ). E. Mussol and J. Cortadella: Low-Power Array Multiplier with Transition-Retaining Barriers. In: Int. Workshop Power and Timing Modelling for Performance of Integrated Circuits, pp.252--263 (1995)."},{"key":"e_1_3_2_1_13_1","volume-title":"Design of Circuit and Integrated Systems Conference (1998)","author":"Boemo E.","unstructured":"E. Boemo , S. Lopez-Buedo , C. Santos , J. Jauregui and J. Meneses : Logic Depth and Power Consumption: A Comparative Study between Standard Cells and FPGAs . In: Design of Circuit and Integrated Systems Conference (1998) E. Boemo, S. Lopez-Buedo, C. Santos, J. Jauregui and J. Meneses: Logic Depth and Power Consumption: A Comparative Study between Standard Cells and FPGAs. In: Design of Circuit and Integrated Systems Conference (1998)"},{"key":"e_1_3_2_1_14_1","unstructured":"Actel Corp.: Pipelining and Re-timing techniques and their effect on Power Dissipation (2000)  Actel Corp.: Pipelining and Re-timing techniques and their effect on Power Dissipation (2000)"},{"key":"e_1_3_2_1_15_1","first-page":"201","volume-title":"Computaci\u00f3n Reconfigurable & FPGAs (JCRA Workshop)","author":"Sutter G.","year":"2003","unstructured":"G. Sutter , E. Todorovich , S. L\u00f3pez-Buedo , and E. Boemo : Logic Depth, Power, and Pipeline Granularity: Updated Results on XC4K and Virtex FPGAs . In: Computaci\u00f3n Reconfigurable & FPGAs (JCRA Workshop) , pp. 201 -- 207 ( 2003 ) G. Sutter, E. Todorovich, S. L\u00f3pez-Buedo, and E. Boemo: Logic Depth, Power, and Pipeline Granularity: Updated Results on XC4K and Virtex FPGAs. In: Computaci\u00f3n Reconfigurable & FPGAs (JCRA Workshop), pp.201--207 (2003)"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"crossref","first-page":"719","DOI":"10.1007\/978-3-540-30117-2_73","volume-title":"Field-Programmalbe Logic and Application, LNCS","author":"Wilton S.","year":"2004","unstructured":"S. Wilton , S. Ang , and W. Luk : The Impact of Pipelining on Energy per Operation in Field-Programmable Gate Arrays . In: Field-Programmalbe Logic and Application, LNCS , vol. 3203 , pp. 719 -- 728 , Springer-Verlag ( 2004 ) S. Wilton, S. Ang, and W. Luk: The Impact of Pipelining on Energy per Operation in Field-Programmable Gate Arrays. In: Field-Programmalbe Logic and Application, LNCS, vol. 3203, pp. 719--728, Springer-Verlag (2004)"},{"key":"e_1_3_2_1_17_1","unstructured":"M. Khan: Power Optimization in FPGA Designs. Altera Corp. (2006)  M. Khan: Power Optimization in FPGA Designs. Altera Corp. (2006)"},{"key":"e_1_3_2_1_19_1","volume-title":"Midwest Symposium on Circuits and Systems","author":"Bard S.","year":"2008","unstructured":"S. Bard and N. Rafla : Reducing Power Consumption in FPGAs by Pipelining . In: Midwest Symposium on Circuits and Systems , IEEE Press ( 2008 ) S. Bard and N. Rafla: Reducing Power Consumption in FPGAs by Pipelining. In: Midwest Symposium on Circuits and Systems, IEEE Press (2008)"},{"key":"e_1_3_2_1_20_1","volume-title":"Universida do Porto","author":"J.","year":"2008","unstructured":"J. Ramos-Meixedo: Metodologias de projecto de baixo consumo para implementa\u00e7oes em FPGA. Master Thesis , Universida do Porto ( 2008 ). J. Ramos-Meixedo: Metodologias de projecto de baixo consumo para implementa\u00e7oes em FPGA. Master Thesis, Universida do Porto (2008)."},{"key":"e_1_3_2_1_21_1","first-page":"Q1","article-title":"Optimizing Xilinx FPGAs for Power","author":"Klein M.","year":"2009","unstructured":"M. Klein : Optimizing Xilinx FPGAs for Power . Xcell Journal , Q1 ( 2009 ). M. Klein: Optimizing Xilinx FPGAs for Power. Xcell Journal, Q1 (2009).","journal-title":"Xcell Journal"},{"key":"e_1_3_2_1_22_1","first-page":"87","volume-title":"Power Measurements in Cyclone III Devices. In Southern Conference on Programmable Logic","author":"Oliver J. P.","year":"2011","unstructured":"J. P. Oliver and E. Boemo : Power Estimations vs . Power Measurements in Cyclone III Devices. In Southern Conference on Programmable Logic , pp. 87 -- 90 , IEEE Press ( 2011 ) J. P. Oliver and E. Boemo: Power Estimations vs. Power Measurements in Cyclone III Devices. In Southern Conference on Programmable Logic, pp.87--90, IEEE Press (2011)"}],"event":{"name":"FPGAWorld '13: FPGAworld Conference","location":"Stockholm Sweden","acronym":"FPGAWorld '13","sponsor":["FPGAworld Academic Conference","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 10th FPGAworld Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2513683.2513692","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2513683.2513692","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:39:18Z","timestamp":1750235958000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2513683.2513692"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9,10]]},"references-count":21,"alternative-id":["10.1145\/2513683.2513692","10.1145\/2513683"],"URL":"https:\/\/doi.org\/10.1145\/2513683.2513692","relation":{},"subject":[],"published":{"date-parts":[[2013,9,10]]},"assertion":[{"value":"2013-09-10","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}