{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:19:18Z","timestamp":1750306758014,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":35,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,10,16]],"date-time":"2013-10-16T00:00:00Z","timestamp":1381881600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100003329","name":"Ministerio de Econom\u00eda y Competitividad","doi-asserted-by":"publisher","award":["TIN2012-34557"],"award-info":[{"award-number":["TIN2012-34557"]}],"id":[{"id":"10.13039\/501100003329","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004963","name":"Seventh Framework Programme","doi-asserted-by":"publisher","award":["287519 (parMERASA)"],"award-info":[{"award-number":["287519 (parMERASA)"]}],"id":[{"id":"10.13039\/501100004963","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Spanish Ministry of Education","award":["FPU12\/05966"],"award-info":[{"award-number":["FPU12\/05966"]}]},{"DOI":"10.13039\/501100004837","name":"Ministerio de Ciencia e Innovaci\u00f3n","doi-asserted-by":"publisher","award":["Juan de la Cierva JCI2009-05455"],"award-info":[{"award-number":["Juan de la Cierva JCI2009-05455"]}],"id":[{"id":"10.13039\/501100004837","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,10,16]]},"DOI":"10.1145\/2516821.2516829","type":"proceedings-article","created":{"date-parts":[[2013,10,3]],"date-time":"2013-10-03T13:37:34Z","timestamp":1380807454000},"page":"23-32","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["On-chip ring network designs for hard-real time systems"],"prefix":"10.1145","author":[{"given":"Milo\u0161","family":"Pani\u0107","sequence":"first","affiliation":[{"name":"Barcelona Supercomputing Center (BSC-CNS) and Universitat Politecnica de Catalunya (UPC)"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"German","family":"Rodriguez","sequence":"additional","affiliation":[{"name":"IBM Research, Zurich"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eduardo","family":"Qui\u00f1ones","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center (BSC-CNS)"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jaume","family":"Abella","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center (BSC-CNS)"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francisco J.","family":"Cazorla","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center (BSC-CNS) and Spanish National Research Council (IIIA-CSIC), Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2013,10,16]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Timing anomalies in dynamically scheduled microprocessors,\" in RTSS","author":"Lundqvist T.","year":"1999","unstructured":"T. Lundqvist and P. Stenstrom , \" Timing anomalies in dynamically scheduled microprocessors,\" in RTSS , 1999 . T. Lundqvist and P. Stenstrom, \"Timing anomalies in dynamically scheduled microprocessors,\" in RTSS, 1999."},{"key":"e_1_3_2_1_2_1","volume-title":"A 32nm 3.1 billion transistor 12-wide-issue Itanium processor for mission critical servers,\" in ISSCC","author":"Riedlinger R.","year":"2011","unstructured":"R. Riedlinger , \" A 32nm 3.1 billion transistor 12-wide-issue Itanium processor for mission critical servers,\" in ISSCC , 2011 . R. Riedlinger et al., \"A 32nm 3.1 billion transistor 12-wide-issue Itanium processor for mission critical servers,\" in ISSCC, 2011."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_3_1","DOI":"10.1147\/rd.461.0005"},{"issue":"4","key":"e_1_3_2_1_4_1","article-title":"POWER5 system microarchitecture","volume":"49","author":"Sinharoy B.","year":"2005","unstructured":"B. Sinharoy , R. N. Kalla , J. M. Tendler , R. J. Eickemeyer , and J. B. Joyner , \" POWER5 system microarchitecture ,\" IBM J. Res. Dev. , vol. 49 , no. 4\/5 , 2005 . B. Sinharoy, R. N. Kalla, J. M. Tendler, R. J. Eickemeyer, and J. B. Joyner, \"POWER5 system microarchitecture,\" IBM J. Res. Dev., vol. 49, no. 4\/5, 2005.","journal-title":"IBM J. Res. Dev."},{"volume-title":"http:\/\/www-128.ibm.com\/developerworks\/power\/library\/pa-fpfeib\/","year":"2005","unstructured":"\"Unleashing the cell broadband engine processor. http:\/\/www-128.ibm.com\/developerworks\/power\/library\/pa-fpfeib\/ ,\" 2005 . \"Unleashing the cell broadband engine processor. http:\/\/www-128.ibm.com\/developerworks\/power\/library\/pa-fpfeib\/,\" 2005.","key":"e_1_3_2_1_5_1"},{"unstructured":"\"Platform 2015: Intel processor and platform evolution for the next decade.\"  \"Platform 2015: Intel processor and platform evolution for the next decade.\"","key":"e_1_3_2_1_6_1"},{"key":"e_1_3_2_1_7_1","volume-title":"A performance comparison of hierarchical ring- and mesh- connected multiprocessor networks,\" HPCA","author":"Ravindran G.","year":"1997","unstructured":"G. Ravindran and M. Stumm , \" A performance comparison of hierarchical ring- and mesh- connected multiprocessor networks,\" HPCA , 1997 . G. Ravindran and M. Stumm, \"A performance comparison of hierarchical ring- and mesh- connected multiprocessor networks,\" HPCA, 1997."},{"key":"e_1_3_2_1_8_1","first-page":"007","article-title":"A high-performance hierarchical ring on-chip interconnect with low-cost routers","author":"Fallin C.","year":"2011","unstructured":"C. Fallin , X. Yu , G. Nazario , and O. Mutlu , \" A high-performance hierarchical ring on-chip interconnect with low-cost routers ,\" Computer Architecture Lab, Carnegie Mellon Univ, Tech.Rep. 2011 -- 007 , 2011. C. Fallin, X. Yu, G. Nazario, and O. Mutlu, \"A high-performance hierarchical ring on-chip interconnect with low-cost routers,\" Computer Architecture Lab, Carnegie Mellon Univ, Tech.Rep. 2011--007, 2011.","journal-title":"Computer Architecture Lab, Carnegie Mellon Univ, Tech.Rep."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.1109\/12.902749"},{"volume-title":"www.rapitasystems.com","year":"2008","unstructured":"RapiTime , www.rapitasystems.com , 2008 . RapiTime, www.rapitasystems.com, 2008.","key":"e_1_3_2_1_10_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_11_1","DOI":"10.1145\/1555815.1555764"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_12_1","DOI":"10.1109\/LES.2010.2041634"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_13_1","DOI":"10.1109\/RTSS.2011.28"},{"key":"e_1_3_2_1_14_1","volume-title":"Metaring-a full-duplex ring with fairness and spatial reuse,\" in INFOCOM","author":"Cidon I.","year":"1990","unstructured":"I. Cidon and Y. Ofek , \" Metaring-a full-duplex ring with fairness and spatial reuse,\" in INFOCOM , 1990 . I. Cidon and Y. Ofek, \"Metaring-a full-duplex ring with fairness and spatial reuse,\" in INFOCOM, 1990."},{"key":"e_1_3_2_1_15_1","volume-title":"Man and Cybernetics","volume":"2","author":"Gjessing S.","year":"2002","unstructured":"S. Gjessing and A. Maus , \" A fairness algorithm for high-speed networks based on a resilient packet ring architecture,\" in International Conference on Systems , Man and Cybernetics , vol. 2 , oct. 2002 . S. Gjessing and A. Maus, \"A fairness algorithm for high-speed networks based on a resilient packet ring architecture,\" in International Conference on Systems, Man and Cybernetics, vol. 2, oct. 2002."},{"unstructured":"J. Pelissier \"Providing quality of service over infiniband architecture fabrics \" in 8th Symposium on Hot Interconnects 2000.  J. Pelissier \"Providing quality of service over infiniband architecture fabrics \" in 8th Symposium on Hot Interconnects 2000.","key":"e_1_3_2_1_16_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_17_1","DOI":"10.1109\/ISCC.2005.140"},{"key":"e_1_3_2_1_18_1","volume-title":"Principles and Practices of Interconnection Networks","author":"Dally W.","year":"2003","unstructured":"W. Dally and B. Towles , Principles and Practices of Interconnection Networks . San Francisco, CA, USA : M.K. Publishers Inc ., 2003 . W. Dally and B. Towles, Principles and Practices of Interconnection Networks. San Francisco, CA, USA: M.K. Publishers Inc., 2003."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_19_1","DOI":"10.5555\/523991.938951"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_20_1","DOI":"10.1006\/jpdc.2001.1746"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_21_1","DOI":"10.1109\/92.974902"},{"unstructured":"SoCLib http:\/\/www.soclib.fr\/trac\/dev.  SoCLib http:\/\/www.soclib.fr\/trac\/dev.","key":"e_1_3_2_1_22_1"},{"unstructured":"ARM Ltd. \"Cortex-A15 Processor \" in http:\/\/www.arm.com\/products\/processors\/cortex-a\/cortex-a15.php.  ARM Ltd. \"Cortex-A15 Processor \" in http:\/\/www.arm.com\/products\/processors\/cortex-a\/cortex-a15.php.","key":"e_1_3_2_1_23_1"},{"unstructured":"Aeroflex Gaisler \"GR712RC dual-core LEON3FT SPARC V8 Processor \" in http:\/\/www.gaisler.com\/index.php\/products\/components\/gr712rc.  Aeroflex Gaisler \"GR712RC dual-core LEON3FT SPARC V8 Processor \" in http:\/\/www.gaisler.com\/index.php\/products\/components\/gr712rc.","key":"e_1_3_2_1_24_1"},{"unstructured":"parMERASA EU-FP7 Project: http:\/\/www.parmerasa.eu\/.  parMERASA EU-FP7 Project: http:\/\/www.parmerasa.eu\/.","key":"e_1_3_2_1_25_1"},{"key":"e_1_3_2_1_26_1","volume-title":"Characterization of the EEMBC Benchmark Suite","author":"Poovey J.","year":"2007","unstructured":"J. Poovey , Characterization of the EEMBC Benchmark Suite , North Carolina State University , 2007 . J. Poovey, Characterization of the EEMBC Benchmark Suite, North Carolina State University, 2007."},{"key":"e_1_3_2_1_27_1","volume-title":"protocol specification V2.1 Rev. A","author":"FlexRay Consortium","year":"2005","unstructured":"FlexRay Consortium , \"FlexRay communications system. protocol specification V2.1 Rev. A ,\" 2005 . FlexRay Consortium, \"FlexRay communications system. protocol specification V2.1 Rev. A,\" 2005."},{"key":"e_1_3_2_1_28_1","volume-title":"Road vehicles -- Controller area network (CAN)","author":"International Organization for Standardization, ISO 11898.","year":"2003","unstructured":"International Organization for Standardization, ISO 11898. Road vehicles -- Controller area network (CAN) , 2003 . International Organization for Standardization, ISO 11898. Road vehicles -- Controller area network (CAN), 2003."},{"key":"e_1_3_2_1_29_1","volume-title":"Aeronautical Radio","author":"ARINC","year":"2005","unstructured":"ARINC , Specification 664 Part 7 -- Avionics Full DupleX Switched Ethernet (AFDX) , Aeronautical Radio , Inc ., 2005 . ARINC, Specification 664 Part 7 -- Avionics Full DupleX Switched Ethernet (AFDX), Aeronautical Radio, Inc., 2005."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_30_1","DOI":"10.1109\/ECRTS.2011.9"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_31_1","DOI":"10.1109\/NOCS.2012.25"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_32_1","DOI":"10.1145\/165939.165973"},{"doi-asserted-by":"crossref","unstructured":"M. Schoeberl \"A time-triggered network-on-chip \" in FPL 2007.  M. Schoeberl \"A time-triggered network-on-chip \" in FPL 2007.","key":"e_1_3_2_1_33_1","DOI":"10.1109\/FPL.2007.4380675"},{"key":"e_1_3_2_1_34_1","first-page":"250","article-title":"\"aelite: a flit-synchronous network on chip with composable and predictable services","author":"Hansson A.","year":"2009","unstructured":"A. Hansson , M. Subburaman , and K. Goossens , \"aelite: a flit-synchronous network on chip with composable and predictable services ,\" in DATE 2009 , pp. 250 -- 255 . A. Hansson, M. Subburaman, and K. Goossens, \"aelite: a flit-synchronous network on chip with composable and predictable services,\" in DATE 2009, pp. 250--255.","journal-title":"DATE"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_35_1","DOI":"10.1109\/SC.2010.12"}],"event":{"sponsor":["CNRS Centre National De La Rechercue Scientifique","INRIA Institut Natl de Recherche en Info et en Automatique"],"acronym":"RTNS 2013","name":"RTNS 2013: 21st International Conference on Real-Time Networks and Systems","location":"Sophia Antipolis France"},"container-title":["Proceedings of the 21st International conference on Real-Time Networks and Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2516821.2516829","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2516821.2516829","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:28:39Z","timestamp":1750231719000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2516821.2516829"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10,16]]},"references-count":35,"alternative-id":["10.1145\/2516821.2516829","10.1145\/2516821"],"URL":"https:\/\/doi.org\/10.1145\/2516821.2516829","relation":{},"subject":[],"published":{"date-parts":[[2013,10,16]]},"assertion":[{"value":"2013-10-16","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}