{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:21:39Z","timestamp":1750306899347,"version":"3.41.0"},"reference-count":33,"publisher":"Association for Computing Machinery (ACM)","issue":"3s","license":[{"start":{"date-parts":[[2014,3,1]],"date-time":"2014-03-01T00:00:00Z","timestamp":1393632000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"CEA LIST"},{"name":"European cooperative CATRENE project CA104 COBRA"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2014,3]]},"abstract":"<jats:p>\n            The current trend in embedded computing consists in increasing the number of processing resources on a chip. Following this paradigm, cluster-based many-core accelerators with a shared hierarchical memory have emerged. Handling synchronizations on these architectures is critical since parallel implementations speed-ups of embedded applications strongly depend on the ability to exploit the largest possible number of cores while limiting task management overhead. This article presents the combination of a low-overhead complete runtime software and a flexible hardware accelerator for synchronizations called HARS (Hardware-Assisted Runtime Software). Experiments on a multicore test chip showed that the hardware accelerator for synchronizations has less than 1% area overhead compared to a cluster of the chip while reducing synchronization latencies (up to 2.8 times compared to a\n            <jats:italic>test-and-set<\/jats:italic>\n            implementation) and contentions. The runtime software part offers basic features like memory management but also optimized execution engines to allow the easy and efficient extraction of the parallelism in applications with multiple programming models. By using the hardware acceleration as well as a very low overhead task scheduling software technique, we show that HARS outperforms an optimized state-of-the-art task scheduler by 13% for the execution of a parallel application.\n          <\/jats:p>","DOI":"10.1145\/2517311","type":"journal-article","created":{"date-parts":[[2014,3,25]],"date-time":"2014-03-25T13:34:12Z","timestamp":1395754452000},"page":"1-25","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["HARS"],"prefix":"10.1145","volume":"13","author":[{"given":"Yves","family":"Lhuillier","sequence":"first","affiliation":[{"name":"CEA, LIST"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maroun","family":"Ojail","sequence":"additional","affiliation":[{"name":"CEA, LIST"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alexandre","family":"Guerre","sequence":"additional","affiliation":[{"name":"CEA, LIST"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jean-Marc","family":"Philippe","sequence":"additional","affiliation":[{"name":"CEA, LIST"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Karim Ben","family":"Chehida","sequence":"additional","affiliation":[{"name":"CEA, LIST"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Farhat","family":"Thabet","sequence":"additional","affiliation":[{"name":"CEA, LIST"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Caaliph","family":"Andriamisaina","sequence":"additional","affiliation":[{"name":"CEA, LIST"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chafic","family":"Jaber","sequence":"additional","affiliation":[{"name":"CEA, LIST"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rapha\u00ebl","family":"David","sequence":"additional","affiliation":[{"name":"CEA, LIST"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2014,3,28]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1019751632622"},{"key":"e_1_2_1_2_1","unstructured":"Apple Inc. 2010. Grand Central Dispatch (GCD) reference. http:\/\/developer.apple.com.  Apple Inc. 2010. Grand Central Dispatch (GCD) reference. http:\/\/developer.apple.com."},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.48862"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.1631"},{"volume-title":"Proceedings of the 8th International Workshop STreaming Day.","author":"Bariani M.","key":"e_1_2_1_5_1","unstructured":"M. Bariani , P. Lambruschini , and M. Raggio . 2010. Vc-1 decoder on stmicroelectronics p2012 architecture . In Proceedings of the 8th International Workshop STreaming Day. M. Bariani, P. Lambruschini, and M. Raggio. 2010. Vc-1 decoder on stmicroelectronics p2012 architecture. In Proceedings of the 8th International Workshop STreaming Day."},{"key":"e_1_2_1_6_1","doi-asserted-by":"crossref","unstructured":"L. Benini E. Flamand D. Fuin and D. Melpignano. 2012. P2012: Building an ecosystem for a scalable modular and high-efficiency embedded computing accelerator. In Proceedings of the Conference and Exhibition on Design Automation and Test in Europe. 983--987.   L. Benini E. Flamand D. Fuin and D. Melpignano. 2012. P2012: Building an ecosystem for a scalable modular and high-efficiency embedded computing accelerator. In Proceedings of the Conference and Exhibition on Design Automation and Test in Europe. 983--987.","DOI":"10.1109\/DATE.2012.6176639"},{"volume-title":"Proceedings of the 8th USENIX Conference on Operating Systems Design and Implementation (OSDI'08)","author":"Boyd-Wickizer S.","key":"e_1_2_1_7_1","unstructured":"S. Boyd-Wickizer , H. Chen , R. Chen , Y. Mao , F. Kaashoek , R. Morris , A. Pesterev , L. Stein , M. Wu , Y. Dai , Y. Zhang , and Z. Zhang . 2008. Corey: an operating system for many cores . In Proceedings of the 8th USENIX Conference on Operating Systems Design and Implementation (OSDI'08) . USENIX Association, Berkeley, CA, 43--57. S. Boyd-Wickizer, H. Chen, R. Chen, Y. Mao, F. Kaashoek, R. Morris, A. Pesterev, L. Stein, M. Wu, Y. Dai, Y. Zhang, and Z. Zhang. 2008. Corey: an operating system for many cores. In Proceedings of the 8th USENIX Conference on Operating Systems Design and Implementation (OSDI'08). USENIX Association, Berkeley, CA, 43--57."},{"volume-title":"Proceedings of the 9th USENIX Conference on Operating Systems Design and Implementation (OSDI'10)","author":"Boyd-Wickizer S.","key":"e_1_2_1_8_1","unstructured":"S. Boyd-Wickizer , A. T. Clements , Y. Mao , A. Pesterev , M. F. Kaashoek , R. Morris , and N. Zeldovich . 2010. An analysis of Linux scalability to many cores . In Proceedings of the 9th USENIX Conference on Operating Systems Design and Implementation (OSDI'10) . USENIX Association, Berkeley, CA, 1--8. S. Boyd-Wickizer, A. T. Clements, Y. Mao, A. Pesterev, M. F. Kaashoek, R. Morris, and N. Zeldovich. 2010. An analysis of Linux scalability to many cores. In Proceedings of the 9th USENIX Conference on Operating Systems Design and Implementation (OSDI'10). USENIX Association, Berkeley, CA, 1--8."},{"key":"e_1_2_1_11_1","unstructured":"M. Herlihy and N. Shavit. 2008. The Art of Multiprocessor Programming. Elsevier.   M. Herlihy and N. Shavit. 2008. The Art of Multiprocessor Programming. Elsevier."},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2009.48"},{"volume-title":"Proceedings of the Workshop Dynamic Compilation Everywhere, in Conjunction with the 7th HiPEAC Conference. H.-P. Charles, P. Clauss, and F. P\u00e9trot, Eds.","author":"Lhuillier Y.","key":"e_1_2_1_13_1","unstructured":"Y. Lhuillier and D. Courouss\u00e9 . 2012. Embedded system memory allocator optimization using dynamic code generation . In Proceedings of the Workshop Dynamic Compilation Everywhere, in Conjunction with the 7th HiPEAC Conference. H.-P. Charles, P. Clauss, and F. P\u00e9trot, Eds. Y. Lhuillier and D. Courouss\u00e9. 2012. Embedded system memory allocator optimization using dynamic code generation. In Proceedings of the Workshop Dynamic Compilation Everywhere, in Conjunction with the 7th HiPEAC Conference. H.-P. Charles, P. Clauss, and F. P\u00e9trot, Eds."},{"volume-title":"Proceedings of the International Conference on Parallel Processing. 19--27","author":"Lundstrom S. F.","key":"e_1_2_1_14_1","unstructured":"S. F. Lundstrom and G. H. Barnes . 1980. A controllable MIMD architecture . In Proceedings of the International Conference on Parallel Processing. 19--27 . S. F. Lundstrom and G. H. Barnes. 1980. A controllable MIMD architecture. In Proceedings of the International Conference on Parallel Processing. 19--27."},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/SASP.2011.5941085"},{"volume-title":"Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe. 105--110","author":"Marongiu A.","key":"e_1_2_1_16_1","unstructured":"A. Marongiu , P. Burgio , and L. Benini . 2012. Fast and lightweight support for nested parallelism on cluster-based embedded many-cores . In Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe. 105--110 . A. Marongiu, P. Burgio, and L. Benini. 2012. Fast and lightweight support for nested parallelism on cluster-based embedded many-cores. In Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe. 105--110."},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1375634.1375640"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/103727.103729"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228568"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.884147"},{"volume-title":"Proceedings of the 24th International Conference on Architecture of Computing Systems.","author":"Ojail M.","key":"e_1_2_1_21_1","unstructured":"M. Ojail , R. David , K. Ben Chehida , Y. Lhuillier , and L. Benini . 2011. Synchronous reactive fine grain tasks management for homogeneous many-core architectures . In Proceedings of the 24th International Conference on Architecture of Computing Systems. M. Ojail, R. David, K. Ben Chehida, Y. Lhuillier, and L. Benini. 2011. Synchronous reactive fine grain tasks management for homogeneous many-core architectures. In Proceedings of the 24th International Conference on Architecture of Computing Systems."},{"volume-title":"Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe.","author":"Ojail M.","key":"e_1_2_1_22_1","unstructured":"M. Ojail , R. David , Y. Lhuillier , and A. Guerre . 2013. ARTM: A lightweight fork-join framework for many-core embedded systems . In Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe. M. Ojail, R. David, Y. Lhuillier, and A. Guerre. 2013. ARTM: A lightweight fork-join framework for many-core embedded systems. In Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe."},{"key":"e_1_2_1_23_1","unstructured":"Plurality. 2012. Hypercore processor. http:\/\/plurality.com\/hypercore.html.  Plurality. 2012. Hypercore processor. http:\/\/plurality.com\/hypercore.html."},{"volume-title":"Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe. 1--6.","author":"Rahimi A.","key":"e_1_2_1_24_1","unstructured":"A. Rahimi , I. Loi , M. Kakoee , and L. Benini . 2011. A fully-synthesizable single-cycle interconnection network for shared-l1 processor clusters . In Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe. 1--6. A. Rahimi, I. Loi, M. Kakoee, and L. Benini. 2011. A fully-synthesizable single-cycle interconnection network for shared-l1 processor clusters. In Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe. 1--6."},{"key":"e_1_2_1_25_1","volume-title":"Proceedings of the IEEE International Symposium on Industrial Electronics (ISIE'99)","volume":"1","author":"Saez S.","unstructured":"S. Saez , J. Vila , A. Crespo , and A. Garcia . 1999. A hardware scheduler for complex real-time systems . In Proceedings of the IEEE International Symposium on Industrial Electronics (ISIE'99) . Vol. 1 . 43--48. S. Saez, J. Vila, A. Crespo, and A. Garcia. 1999. A hardware scheduler for complex real-time systems. In Proceedings of the IEEE International Symposium on Industrial Electronics (ISIE'99). Vol. 1. 43--48."},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1272998.1273006"},{"key":"e_1_2_1_27_1","volume-title":"Proceedings of the Research Workshop on STMicroelectronics Platform.","author":"CEA.","year":"2010","unstructured":"STMicroelectronics and CEA. 2010 . Platform 2012: A many-core programmable accelerator for ultra-efficient embedded computing in nanometer technology . In Proceedings of the Research Workshop on STMicroelectronics Platform. STMicroelectronics and CEA. 2010. Platform 2012: A many-core programmable accelerator for ultra-efficient embedded computing in nanometer technology. In Proceedings of the Research Workshop on STMicroelectronics Platform."},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCSE.2010.69"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1233307.1233308"},{"volume-title":"Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe.","author":"Thabet F.","key":"e_1_2_1_30_1","unstructured":"F. Thabet , Y. Lhuillier , C. Andriamisaina , J.-M. Philippe , and R. David . 2013. An efficient and flexible hardware support for accelerating synchronization operations on the STHORM many-core architecture . In Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe. F. Thabet, Y. Lhuillier, C. Andriamisaina, J.-M. Philippe, and R. David. 2013. An efficient and flexible hardware support for accelerating synchronization operations on the STHORM many-core architecture. In Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe."},{"volume-title":"Proceedings of the 11th International Conference on Compiler Construction (CC'02)","author":"Thies W.","key":"e_1_2_1_31_1","unstructured":"W. Thies , M. Karczmarek , and S. P. Amarasinghe . 2002. Streamit: A language for streaming applications . In Proceedings of the 11th International Conference on Compiler Construction (CC'02) . Springer, 179--196. W. Thies, M. Karczmarek, and S. P. Amarasinghe. 2002. Streamit: A language for streaming applications. In Proceedings of the 11th International Conference on Compiler Construction (CC'02). Springer, 179--196."},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.12"},{"key":"e_1_2_1_33_1","volume-title":"Proceedings of the IEEE Conference on Computer Vision and Pattern Recognition (CVPR'01)","volume":"1","author":"Viola P.","unstructured":"P. Viola and M. Jones . 2001. Rapid object detection using a boosted cascade of simple features . In Proceedings of the IEEE Conference on Computer Vision and Pattern Recognition (CVPR'01) . Vol. 1 . I--511 -- I--518. P. Viola and M. Jones. 2001. Rapid object detection using a boosted cascade of simple features. In Proceedings of the IEEE Conference on Computer Vision and Pattern Recognition (CVPR'01). Vol. 1. I--511 -- I--518."},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2022361"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250668"}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2517311","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2517311","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:19:08Z","timestamp":1750234748000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2517311"}},"subtitle":["A hardware-assisted runtime software for embedded many-core architectures"],"short-title":[],"issued":{"date-parts":[[2014,3]]},"references-count":33,"journal-issue":{"issue":"3s","published-print":{"date-parts":[[2014,3]]}},"alternative-id":["10.1145\/2517311"],"URL":"https:\/\/doi.org\/10.1145\/2517311","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"type":"print","value":"1539-9087"},{"type":"electronic","value":"1558-3465"}],"subject":[],"published":{"date-parts":[[2014,3]]},"assertion":[{"value":"2012-12-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2013-08-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2014-03-28","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}