{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:19:46Z","timestamp":1750306786860,"version":"3.41.0"},"reference-count":36,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2014,1,1]],"date-time":"2014-01-01T00:00:00Z","timestamp":1388534400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["J. Emerg. Technol. Comput. Syst."],"published-print":{"date-parts":[[2014,1]]},"abstract":"<jats:p>A feasible computational framework that enables improved predictability of NBTI degradation within commercially available tools is discussed. The NBTI model is used for real-time circuit operation where recovery is present. The complementary nature of implementation is readily incorporated into existing model extraction and verification tools. The method provides significantly enhanced accuracy in simulations when compared to circuit data, yet retains practicality and flexibility.<\/jats:p>","DOI":"10.1145\/2517648","type":"journal-article","created":{"date-parts":[[2014,1,14]],"date-time":"2014-01-14T13:39:57Z","timestamp":1389706797000},"page":"1-16","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Recovery modeling of negative bias temperature instability (NBTI) for SPICE-compatible circuit aging simulators"],"prefix":"10.1145","volume":"10","author":[{"given":"Haldun","family":"K\u00fcfl\u00fco\u011flu","sequence":"first","affiliation":[{"name":"Texas Instruments, TDI, Dallas, TX"}]},{"given":"Cathy","family":"Chancellor","sequence":"additional","affiliation":[{"name":"Texas Instruments, TDI, Dallas, TX"}]},{"given":"Min","family":"Chen","sequence":"additional","affiliation":[{"name":"Texas Instruments, TDI, Dallas, TX"}]},{"given":"Claude","family":"Cirba","sequence":"additional","affiliation":[{"name":"Texas Instruments, TDI, Dallas, TX"}]},{"given":"Vijay","family":"Reddy","sequence":"additional","affiliation":[{"name":"Texas Instruments, TDI, Dallas, TX"}]}],"member":"320","published-online":{"date-parts":[[2014,1,13]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2009.5173216"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2003.1269295"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2011.5784560"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840898"},{"key":"e_1_2_1_5_1","unstructured":"BSIM4. 2012. BSIM4 Manual.  BSIM4. 2012. BSIM4 Manual."},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2006.251259"},{"key":"e_1_2_1_7_1","volume-title":"Proceedings of the International Electron Devices Meeting. 109--112","author":"Denais M.","year":"2004","unstructured":"Denais , M. 2004 . On-the-fly characterization of nbti in ultra-thin gate oxide. pmosfets . In Proceedings of the International Electron Devices Meeting. 109--112 . Denais, M. 2004. On-the-fly characterization of nbti in ultra-thin gate oxide. pmosfets. In Proceedings of the International Electron Devices Meeting. 109--112."},{"key":"e_1_2_1_8_1","unstructured":"Eldo. Mentor Graphics Eldo Manual.  Eldo. Mentor Graphics Eldo Manual."},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.1604480"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2010.69"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4419069"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2008.4558859"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2009.5173321"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2010.5488857"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2005.859570"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2005.1493117"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2003.1269296"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609445"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2010.5703294"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.893809"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2007.369572"},{"volume-title":"MOSFET Degradation due to Negative Bias Temperature Instability (NBTI) and Hot Carrier Injection (HCI) and Its Implications for Reliability-Aware VLSI Design","author":"Kufluoglu H.","key":"e_1_2_1_22_1","unstructured":"Kufluoglu , H. 2007c. MOSFET Degradation due to Negative Bias Temperature Instability (NBTI) and Hot Carrier Injection (HCI) and Its Implications for Reliability-Aware VLSI Design . Purdue University . Kufluoglu, H. 2007c. MOSFET Degradation due to Negative Bias Temperature Instability (NBTI) and Hot Carrier Injection (HCI) and Its Implications for Reliability-Aware VLSI Design. Purdue University."},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2010.5488753"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233601"},{"volume-title":"On the physical mechanism of nbti in silicon oxynitride p-mosfets: Can differences in insulator processing conditions resolve the interface trap generation versus hole trapping controversy&quest","author":"Mahapatra S.","key":"e_1_2_1_25_1","unstructured":"Mahapatra , S. 2007. On the physical mechanism of nbti in silicon oxynitride p-mosfets: Can differences in insulator processing conditions resolve the interface trap generation versus hole trapping controversy&quest ; In Proceedings of the International Reliability Physics Symposium . 1--9. Mahapatra, S. 2007. On the physical mechanism of nbti in silicon oxynitride p-mosfets: Can differences in insulator processing conditions resolve the interface trap generation versus hole trapping controversy&quest; In Proceedings of the International Reliability Physics Symposium. 1--9."},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2008.2010569"},{"key":"e_1_2_1_27_1","unstructured":"Marshall A. 2005. ITC Tutorial.  Marshall A. 2005. ITC Tutorial."},{"key":"e_1_2_1_28_1","doi-asserted-by":"crossref","unstructured":"Marshall A. 2009. Mismatch and Noise in Modern IC Processes. Synthesis Lectures on Digital Circuits and Systems Series. Morgan & Claypool.   Marshall A. 2009. Mismatch and Noise in Modern IC Processes. Synthesis Lectures on Digital Circuits and Systems Series. Morgan & Claypool.","DOI":"10.1007\/978-3-031-79791-0"},{"key":"e_1_2_1_29_1","unstructured":"MOSRA. Synopsys MOSRA Manual.  MOSRA. Synopsys MOSRA Manual."},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.5555\/1131481.1131703"},{"key":"e_1_2_1_31_1","unstructured":"Relxpert. Cadence Relxpert Manual.  Relxpert. Cadence Relxpert Manual."},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.2010.5667399"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147172"},{"key":"e_1_2_1_34_1","article-title":"Compact modeling and simulation of circuit reliability for 65nm cmos technology","author":"Wang W.","year":"2007","unstructured":"Wang , W. 2007 . Compact modeling and simulation of circuit reliability for 65nm cmos technology . Trans. Dev. Materi. Reliab. 509--517. Wang, W. 2007. Compact modeling and simulation of circuit reliability for 65nm cmos technology. Trans. Dev. Materi. Reliab. 509--517.","journal-title":"Trans. Dev. Materi. Reliab. 509--517."},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2011.2178096"},{"key":"e_1_2_1_36_1","volume-title":"Proceedings of the VLSI Technology Symposium. 208--209","author":"Zafar S.","year":"2004","unstructured":"Zafar , S. 2004 . A model for negative bias temperature instability (NBTI) in oxide and high-kappa PFETS . In Proceedings of the VLSI Technology Symposium. 208--209 . Zafar, S. 2004. A model for negative bias temperature instability (NBTI) in oxide and high-kappa PFETS. In Proceedings of the VLSI Technology Symposium. 208--209."}],"container-title":["ACM Journal on Emerging Technologies in Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2517648","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2517648","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:34:14Z","timestamp":1750232054000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2517648"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,1]]},"references-count":36,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2014,1]]}},"alternative-id":["10.1145\/2517648"],"URL":"https:\/\/doi.org\/10.1145\/2517648","relation":{},"ISSN":["1550-4832","1550-4840"],"issn-type":[{"type":"print","value":"1550-4832"},{"type":"electronic","value":"1550-4840"}],"subject":[],"published":{"date-parts":[[2014,1]]},"assertion":[{"value":"2012-03-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2013-01-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2014-01-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}