{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:15:59Z","timestamp":1763468159715,"version":"3.41.0"},"reference-count":19,"publisher":"Association for Computing Machinery (ACM)","issue":"11","license":[{"start":{"date-parts":[[2013,11,1]],"date-time":"2013-11-01T00:00:00Z","timestamp":1383264000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"ARM"},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Tezzaron"},{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["Commun. ACM"],"published-print":{"date-parts":[[2013,11]]},"abstract":"<jats:p>Process scaling has resulted in an exponential increase of the number of transistors available to designers. Meanwhile, global interconnect has not scaled nearly as well, because global wires scale only in one dimension instead of two, resulting in fewer, high-resistance routing tracks. This paper evaluates the use of three-dimensional (3D) integration to reduce global interconnect by adding multiple layers of silicon with vertical connections between them using through-silicon vias (TSVs). Because global interconnect can be millimeters long, and silicon layers tend to be only tens of microns thick in 3D stacked processes, the power and performance gains by using vertical interconnect can be substantial. To address the thermal issues that arise with 3D integration, this paper also evaluates the use of near-threshold computing---operating the system at a supply voltage just above the threshold voltage of the transistors.<\/jats:p>\n          <jats:p>Specifically, we will discuss the design and test of Centip3De, a large-scale 3D-stacked near-threshold chip multiprocessor. Centip3De uses Tezzaron's 3D stacking technology in conjunction with Global Foundries' 130 nm process. The Centip3De design comprises 128 ARM Cortex-M3 cores and 256MB of integrated DRAM. Silicon measurements are presented for a 64-core version of the design.&lt;!-- END_PAGE_1 --&gt;<\/jats:p>","DOI":"10.1145\/2524713.2524725","type":"journal-article","created":{"date-parts":[[2013,10,23]],"date-time":"2013-10-23T15:29:17Z","timestamp":1382542157000},"page":"97-104","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["Centip3De"],"prefix":"10.1145","volume":"56","author":[{"given":"Ronald G.","family":"Dreslinski","sequence":"first","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Fick","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bharan","family":"Giridhar","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gyouho","family":"Kim","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sangwon","family":"Seo","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Matthew","family":"Fojtik","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sudhir","family":"Satpathy","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yoonmyung","family":"Lee","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daeyeon","family":"Kim","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nurrachman","family":"Liu","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Wieckowski","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gregory","family":"Chen","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dennis","family":"Sylvester","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Blaauw","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Trevor","family":"Mudge","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2013,11]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"ARM Cortex-A9. http:\/\/www.arm.com\/products\/processors\/cortex-a\/cortex-a9.php.  ARM Cortex-A9. http:\/\/www.arm.com\/products\/processors\/cortex-a\/cortex-a9.php."},{"key":"e_1_2_1_2_1","unstructured":"ARM Cortex-M3. http:\/\/www.arm.com\/products\/CPUs\/ARM_Cortex-M3.html.  ARM Cortex-M3. http:\/\/www.arm.com\/products\/CPUs\/ARM_Cortex-M3.html."},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1974.1050511"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/1299042.1299046"},{"volume-title":"ISSCC 2012","year":"2012","author":"Fick D.","key":"e_1_2_1_5_1"},{"volume":"50","journal-title":"CMOS. IBM J. Res. Dev.","author":"Hanson S.","key":"e_1_2_1_6_1"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.919057"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2008.5388564"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1394608.1382159"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2085970"},{"volume-title":"Proceedings of ISSCC (Feb.","year":"2009","author":"Rusu S.","key":"e_1_2_1_11_1"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/313817.313874"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1972.1050260"},{"key":"e_1_2_1_14_1","unstructured":"Tezzaron Semiconductor FaStack\u00ae Technology. http:\/\/tezzaron.com\/technology\/FaStack.htm.  Tezzaron Semiconductor FaStack\u00ae Technology. http:\/\/tezzaron.com\/technology\/FaStack.htm."},{"key":"e_1_2_1_15_1","unstructured":"Tezzaron Semiconductor Octopus DRAM. http:\/\/www.tezzaron.com\/memory\/Octopus.html.  Tezzaron Semiconductor Octopus DRAM. http:\/\/www.tezzaron.com\/memory\/Octopus.html."},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1977.1050882"},{"key":"e_1_2_1_17_1","volume-title":"IEEE International Solid-State Circuits Conference 2004, ISSCC 2004. Digest of Technical Papers (15--19","volume":"1","author":"Wang A.","year":"2004"},{"volume-title":"IEEE International Solid-State Circuits Conference, 2007. ISSCC 2007. Digest of Technical Papers (Feb.","year":"2007","author":"Zhai B.","key":"e_1_2_1_18_1"},{"volume-title":"T. A 2.60pj\/inst subthreshold sensor processor for optimal energy efficiency","year":"2006","author":"Zhai B.","key":"e_1_2_1_19_1"}],"container-title":["Communications of the ACM"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2524713.2524725","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2524713.2524725","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:10:11Z","timestamp":1750234211000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2524713.2524725"}},"subtitle":["a many-core prototype exploring 3D integration and near-threshold computing"],"short-title":[],"issued":{"date-parts":[[2013,11]]},"references-count":19,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2013,11]]}},"alternative-id":["10.1145\/2524713.2524725"],"URL":"https:\/\/doi.org\/10.1145\/2524713.2524725","relation":{},"ISSN":["0001-0782","1557-7317"],"issn-type":[{"type":"print","value":"0001-0782"},{"type":"electronic","value":"1557-7317"}],"subject":[],"published":{"date-parts":[[2013,11]]},"assertion":[{"value":"2013-11-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}