{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:10:38Z","timestamp":1758892238395,"version":"3.41.0"},"reference-count":39,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2014,2,1]],"date-time":"2014-02-01T00:00:00Z","timestamp":1391212800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2014,2]]},"abstract":"<jats:p>We propose a reduced-port Register File (RF) architecture for reducing RF energy in a VLIW processor. With port reduction, RF ports need to be shared among Function Units (FUs), which may lead to access conflicts, and thus, reduced performance. Our solution includes (i) a carefully designed RF-FU interconnection network that permits port sharing with minimum conflicts and without any delay\/energy overheads, and (ii) a novel scheduling and binding algorithm that reduces the performance penalty. With our solution, we observed as much as 83% RF energy savings with no more than a 10% loss in performance for a set of Mediabench and Mibench benchmarks.<\/jats:p>","DOI":"10.1145\/2533397","type":"journal-article","created":{"date-parts":[[2014,3,18]],"date-time":"2014-03-18T12:09:07Z","timestamp":1395144547000},"page":"1-32","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Shared-port register file architecture for low-energy VLIW processors"],"prefix":"10.1145","volume":"11","author":[{"given":"Neeraj","family":"Goel","sequence":"first","affiliation":[{"name":"Department of Computer Science and Engineering, IIT Delhi, India"}]},{"given":"Anshul","family":"Kumar","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, IIT Delhi, India"}]},{"given":"Preeti Ranjan","family":"Panda","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, IIT Delhi, India"}]}],"member":"320","published-online":{"date-parts":[[2014,2]]},"reference":[{"volume-title":"International Symposium on System Synthesis. 107--113","author":"Aditya S.","key":"e_1_2_1_1_1"},{"volume-title":"Proceedings. 34th Annual International Symposium on Microarchitecture. 237--248","author":"Balasubramonian R.","key":"e_1_2_1_2_1"},{"volume-title":"Proceedings 25th Annual International Symposium on Microarchitecture.","author":"Capitanio A.","key":"e_1_2_1_3_1"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1007\/11532378_4"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1016\/S1383-7621(98)00046-0"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339708"},{"volume-title":"Proceedings of the 28th Annual International Symposium on Microarchitecture.","author":"Davidson J. W.","key":"e_1_2_1_7_1"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/5910"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.29"},{"volume-title":"Proceedings of the IEEE 14th International Conference on Application-specific Systems, Architectures and Processors (ASAP).","author":"Fan K.","key":"e_1_2_1_10_1"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339682"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2007.127"},{"key":"e_1_2_1_13_1","unstructured":"R. L. Graham D. E. Knuth and O. Patashnik. 1988. Concrete Mathematics. Addison-Wesley.   R. L. Graham D. E. Knuth and O. Patashnik. 1988. Concrete Mathematics. Addison-Wesley."},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/1128020.1128563"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/192724.192751"},{"volume-title":"Technical Report HPL-93-80R1.","year":"2000","author":"Kathail V.","key":"e_1_2_1_16_1"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/782814.782839"},{"volume-title":"Proceedings of the International Symposium on Code Generation and Optimization (CGO'04)","author":"Kudlur M.","key":"e_1_2_1_18_1"},{"volume-title":"Proceedings of the IEEE International Conference on Application-Specific Systems, Architecture Processors. 179--184","author":"Lambrechts A.","key":"e_1_2_1_19_1"},{"volume-title":"Proceedings of the International Symposium on Microarchitecture. 330--335","author":"Lee C.","key":"e_1_2_1_20_1"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF01205182"},{"volume-title":"Proceedings of Supercomputing'92","author":"Mahlke S. A.","key":"e_1_2_1_22_1"},{"volume-title":"Combinatorial Optimization: Algorithms and Complexity","year":"1998","author":"Papadimitriou C. H.","key":"e_1_2_1_23_1"},{"volume-title":"Proceedings of the 35th Annual International Symposium on Microarchitecture. 171--182","author":"Park I.","key":"e_1_2_1_24_1"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1134650.1134675"},{"volume-title":"Proceedings of the International Symposium on High Performance Computer Architecture. 375--386","author":"Rixner S.","key":"e_1_2_1_26_1"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.801617"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2006.08.001"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/79.664702"},{"volume-title":"Technical Report 2001\/2. Western Research Laboratory.","year":"2001","author":"Shivakumar P.","key":"e_1_2_1_30_1"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.236"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2009.29"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/980152.980157"},{"volume-title":"Technical Report HPL-2006-86, HP Labs.","year":"2006","author":"Tarjan D.","key":"e_1_2_1_34_1"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2005.35"},{"volume-title":"Proceedings of the International Conference on Computer Design. 586--592","author":"van Eijndhoven J. T. J.","key":"e_1_2_1_36_1"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/1328195.1328198"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360143"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/280756.280943"}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2533397","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2533397","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:34:05Z","timestamp":1750232045000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2533397"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,2]]},"references-count":39,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2014,2]]}},"alternative-id":["10.1145\/2533397"],"URL":"https:\/\/doi.org\/10.1145\/2533397","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"type":"print","value":"1544-3566"},{"type":"electronic","value":"1544-3973"}],"subject":[],"published":{"date-parts":[[2014,2]]},"assertion":[{"value":"2011-03-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2013-09-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2014-02-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}