{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:20:48Z","timestamp":1750306848214,"version":"3.41.0"},"reference-count":44,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2013,12,1]],"date-time":"2013-12-01T00:00:00Z","timestamp":1385856000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2013,12]]},"abstract":"<jats:p>Storage-size management techniques aim to reduce the resources required to store elements and to concurrently provide efficient addressing during element accessing. Existing techniques are less appropriate for large iteration spaces with increased numbers of irregularly spread holes. They either have to approximate the accessed regions, leading to overestimation of the final resources, or they require prohibited exploration time to find the storage size. In this work, we present a near-optimal and scalable methodology for storage-size, intrasignal, in-place optimization, that is, to compute the minimum amount of resources required to store the elements of a group (array), for irregular complex access schemes in the target domain of non-overlapping store and load accesses.<\/jats:p>","DOI":"10.1145\/2534383","type":"journal-article","created":{"date-parts":[[2013,12,20]],"date-time":"2013-12-20T19:50:46Z","timestamp":1387569046000},"page":"1-30","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Near-optimal and scalable intrasignal in-place optimization for non-overlapping and irregular access schemes"],"prefix":"10.1145","volume":"19","author":[{"given":"Angeliki","family":"Kritikakou","sequence":"first","affiliation":[{"name":"University of Patras, Patras, Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francky","family":"Catthoor","sequence":"additional","affiliation":[{"name":"IMEC and KU Leuven, Leuven, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vasilios","family":"Kelefouras","sequence":"additional","affiliation":[{"name":"University of Patras, Patras, Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Costas","family":"Goutis","sequence":"additional","affiliation":[{"name":"University of Patras, Patras, Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2013,12,20]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1142\/S0129626494000260"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/74818.74822"},{"volume-title":"Proceedings of the 29th Annual ACM\/IEEE International Symposium on Microarchitecture (MICRO). IEEE, 46--57","author":"Ball T.","key":"e_1_2_1_3_1","unstructured":"Ball , T. and Larus , J. R . 1996. Efficient path profiling . In Proceedings of the 29th Annual ACM\/IEEE International Symposium on Microarchitecture (MICRO). IEEE, 46--57 . Ball, T. and Larus, J. R. 1996. Efficient path profiling. In Proceedings of the 29th Annual ACM\/IEEE International Symposium on Microarchitecture (MICRO). IEEE, 46--57."},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008181319813"},{"key":"e_1_2_1_5_1","doi-asserted-by":"crossref","unstructured":"Catthoor F. Wuytack S. Greef G. E. Banica F. Nachtergaele L. and Vandecappelle A. 1998. Custom Memory Management Methodology: Exploration of Memory Organisation for Embedded Multimedia System Design. Kluwer Academic Publishers Norwell MA.   Catthoor F. Wuytack S. Greef G. E. Banica F. Nachtergaele L. and Vandecappelle A. 1998. Custom Memory Management Methodology: Exploration of Memory Organisation for Embedded Multimedia System Design. Kluwer Academic Publishers Norwell MA.","DOI":"10.1007\/978-1-4757-2849-1"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1289881.1289915"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/346023.346031"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1929943.1929947"},{"key":"e_1_2_1_9_1","volume-title":"Lecture Notes in Computer Science","volume":"1239","author":"Creusillet B.","unstructured":"Creusillet , B. and Irigoin , F . 1996. Exact vs. approximate array region analyses.In Proceedings of the 9th International Workshop on Languages and Compilers for Parallel Computing (LCPC'96) . Lecture Notes in Computer Science , vol. 1239 , Springer, Berlin, 86--100. Creusillet, B. and Irigoin, F. 1996. Exact vs. approximate array region analyses.In Proceedings of the 9th International Workshop on Languages and Compilers for Parallel Computing (LCPC'96). Lecture Notes in Computer Science, vol. 1239, Springer, Berlin, 86--100."},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.167"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-8191(97)00089-6"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1016\/0743-7315(90)90045-Q"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.238445"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1455229.1455232"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-00722-4_17"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/1128020.1128563"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2010.107"},{"key":"e_1_2_1_18_1","volume-title":"Proceedings of the International Conference on Computational Science (ICCS'11). 2058","author":"Janjusic T.","year":"2067","unstructured":"Janjusic , T. , Kavi , K. , and Potter , B . 2011. Gleipnir: A memory analysis tool . In Proceedings of the International Conference on Computational Science (ICCS'11). 2058 -- 2067 . Janjusic, T., Kavi, K., and Potter, B. 2011. Gleipnir: A memory analysis tool. In Proceedings of the International Conference on Computational Science (ICCS'11). 2058--2067."},{"volume-title":"Proceedings of the European Design and Test Conference. IEEE, 288--292","author":"Jha P. K.","key":"e_1_2_1_19_1","unstructured":"Jha , P. K. and Dutt , N. D . 1997. Library mapping for memories . In Proceedings of the European Design and Test Conference. IEEE, 288--292 . Jha, P. K. and Dutt, N. D. 1997. Library mapping for memories. In Proceedings of the European Design and Test Conference. IEEE, 288--292."},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/373243.360219"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.814257"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/989995.989996"},{"key":"e_1_2_1_23_1","doi-asserted-by":"crossref","unstructured":"Kritikakou A. Catthoor F. Kelefouras V. and Goutis C. 2013. A scalable and near-optimal representation for storage size management. Tech. rep. Department of Electrical and Computer Engineering University of Patras.  Kritikakou A. Catthoor F. Kelefouras V. and Goutis C. 2013. A scalable and near-optimal representation for storage size management. Tech. rep. Department of Electrical and Computer Engineering University of Patras.","DOI":"10.1145\/2579677"},{"volume-title":"Proceedings of the International Symposium on Microarchitecture. IEEE, 330--335","author":"Lee C.","key":"e_1_2_1_24_1","unstructured":"Lee , C. , Potkonjak , M. , and Mangione-Smith , W. H . 1997. MediaBench: A tool for evaluating and synthesizing multimedia and communications systems . In Proceedings of the International Symposium on Microarchitecture. IEEE, 330--335 . Lee, C., Potkonjak, M., and Mangione-Smith, W. H. 1997. MediaBench: A tool for evaluating and synthesizing multimedia and communications systems. In Proceedings of the International Symposium on Microarchitecture. IEEE, 330--335."},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1007\/s00291-006-0045-4"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-8191(98)00029-5"},{"volume-title":"Proceedings of the International Conference on Computer-Aided Design. IEEE, 728--735","author":"Lippens P. E. R.","key":"e_1_2_1_27_1","unstructured":"Lippens , P. E. R. , van Meerbergen , J. L. , Verhaegh , W. F. J. , and van der Werf, A. 1993. Allocation of multiport memories for hierarchical data stream . In Proceedings of the International Conference on Computer-Aided Design. IEEE, 728--735 . Lippens, P. E. R., van Meerbergen, J. L., Verhaegh, W. F. J., and van der Werf, A. 1993. Allocation of multiport memories for hierarchical data stream. In Proceedings of the International Conference on Computer-Aided Design. IEEE, 728--735."},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1064978.1065034"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/158511.158515"},{"key":"e_1_2_1_30_1","first-page":"213","article-title":"Specification and simulation front-end for hardware synthesis of DSP applications","volume":"2","author":"Nachtergaele L.","year":"1992","unstructured":"Nachtergaele , L. , Bolsens , I. , and De Man , H. J. 1992 . Specification and simulation front-end for hardware synthesis of DSP applications . Int. J. Comp. Simul. 2 , 213 -- 2291 . Nachtergaele, L., Bolsens, I., and De Man, H. J. 1992. Specification and simulation front-end for hardware synthesis of DSP applications. Int. J. Comp. Simul. 2, 213--2291.","journal-title":"Int. J. Comp. Simul."},{"volume-title":"Proceedings of the IEEE International Symposium on Workload Characterization (IISWC'06)","author":"Nethercote N.","key":"e_1_2_1_31_1","unstructured":"Nethercote , N. , Walsh , R. , and Fitzhardinge , J . 2006. Building workload characterization tools with Valgrind . In Proceedings of the IEEE International Symposium on Workload Characterization (IISWC'06) . Nethercote, N., Walsh, R., and Fitzhardinge, J. 2006. Building workload characterization tools with Valgrind. In Proceedings of the IEEE International Symposium on Workload Characterization (IISWC'06)."},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/509705.509708"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/513829.513836"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/375977.375978"},{"key":"e_1_2_1_35_1","unstructured":"Pouchet L.-N. 2012. PolyBench\/C -- the Polyhedral Benchmark suite. http:\/\/www.cse.ohio-state.edu\/&sim; pouchet\/software\/polybench\/.  Pouchet L.-N. 2012. PolyBench\/C -- the Polyhedral Benchmark suite. http:\/\/www.cse.ohio-state.edu\/&sim; pouchet\/software\/polybench\/."},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378523"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/565816.503287"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/2207222.2207224"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.80162"},{"volume-title":"Proceedings of the International Symposium on Code Generation and Optimization: Feedback-Directed and Runtime Optimization (CGO'04)","author":"So B.","key":"e_1_2_1_40_1","unstructured":"So , B. , Hall , M. W. , and Ziegler , H. E . 2004. Custom data layout for memory parallelism . In Proceedings of the International Symposium on Code Generation and Optimization: Feedback-Directed and Runtime Optimization (CGO'04) . IEEE, 291. So, B., Hall, M. W., and Ziegler, H. E. 2004. Custom data layout for memory parallelism. In Proceedings of the International Symposium on Code Generation and Optimization: Feedback-Directed and Runtime Optimization (CGO'04). IEEE, 291."},{"key":"e_1_2_1_41_1","volume-title":"Embedded Systems: Optimization Methods","author":"Soto M.","year":"2013","unstructured":"Soto , M. , Sevaux , M. , Rossi , A. , and Laurent , J . 2013 . Memory Allocation Problems in Embedded Systems: Optimization Methods . Wiley-ISTE. Soto, M., Sevaux, M., Rossi, A., and Laurent, J. 2013. Memory Allocation Problems in Embedded Systems: Optimization Methods. Wiley-ISTE."},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISP.1992.641071"},{"key":"e_1_2_1_43_1","volume-title":"Proceedings of the 4th International Conference on Computational Science (ICCS'04)","volume":"3038","author":"Weidendorfer J.","unstructured":"Weidendorfer , J. , Kowarschik , M. , and Trinitis , C . 2004. A tool suite for simulation based analysis of memory access behavior . In Proceedings of the 4th International Conference on Computational Science (ICCS'04) . Lecture Notes in Computer Science , vol. 3038 , Springer-Verlag, Berlin Heidelberg, 440--447. Weidendorfer, J., Kowarschik, M., and Trinitis, C. 2004. A tool suite for simulation based analysis of memory access behavior. In Proceedings of the 4th International Conference on Computational Science (ICCS'04). Lecture Notes in Computer Science, vol. 3038, Springer-Verlag, Berlin Heidelberg, 440--447."},{"key":"e_1_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.736124"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2534383","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2534383","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:10:16Z","timestamp":1750234216000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2534383"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,12]]},"references-count":44,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2013,12]]}},"alternative-id":["10.1145\/2534383"],"URL":"https:\/\/doi.org\/10.1145\/2534383","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"type":"print","value":"1084-4309"},{"type":"electronic","value":"1557-7309"}],"subject":[],"published":{"date-parts":[[2013,12]]},"assertion":[{"value":"2012-12-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2013-07-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2013-12-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}