{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:20:48Z","timestamp":1750306848978,"version":"3.41.0"},"reference-count":42,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2013,12,1]],"date-time":"2013-12-01T00:00:00Z","timestamp":1385856000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100012226","name":"Fundamental Research Funds for the Central Universities","doi-asserted-by":"crossref","id":[{"id":"10.13039\/501100012226","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002920","name":"Research Grants Council, University Grants Committee, Hong Kong","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002920","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2013,12]]},"abstract":"<jats:p>\n            Spin-Torque Transfer RAM (STT-RAM) is a promising candidate for SRAM replacement because of its excellent features, such as fast read access, high density, low leakage power, and CMOS technology compatibility. However, wide adoption of STT-RAM as cache memories is impeded by its long write latency and high write power. Recent work proposed improving the write performance through relaxing the retention time of STT-RAM cells. The resultant\n            <jats:italic>volatile<\/jats:italic>\n            STT-RAM needs to be periodically refreshed to prevent data loss. When volatile STT-RAM is applied as the last-level cache (LLC) in chip multiprocessor (CMP) systems, frequent refresh operations could dissipate significant extra energy. In addition, refresh operations could severely conflict with normal read\/write operations to degrade overall system performance. Therefore, minimizing the performance impact caused by refresh operations is crucial for the adoption of volatile STT-RAM.\n          <\/jats:p>\n          <jats:p>In this article, we propose Cache-Coherence-Enabled Adaptive Refresh (CCear) to minimize the number of refresh operations for volatile STT-RAM, adopted as the LLC for CMP systems. Specifically, CCear interacts with cache coherence protocol and cache management policy to minimize the number of refresh operations on volatile STT-RAM caches. Full-system simulation results show that CCear performs close to an ideal refresh policy with low overhead. Compared with state-of-the-art refresh policies, CCear simultaneously improves the system performance and reduces the energy consumption. Moreover, the performance of CCear could be further enhanced using small filter caches to accommodate the not-refreshed private STT-RAM blocks.<\/jats:p>","DOI":"10.1145\/2534393","type":"journal-article","created":{"date-parts":[[2013,12,20]],"date-time":"2013-12-20T19:50:46Z","timestamp":1387569046000},"page":"1-23","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":15,"title":["Low-energy volatile STT-RAM cache design using cache-coherence-enabled adaptive refresh"],"prefix":"10.1145","volume":"19","author":[{"given":"Jianhua","family":"Li","sequence":"first","affiliation":[{"name":"Hefei University of Technology, P.R. China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Liang","family":"Shi","sequence":"additional","affiliation":[{"name":"Chongqing University, P.R. China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qingan","family":"Li","sequence":"additional","affiliation":[{"name":"Wuhan University, P.R. China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chun Jason","family":"Xue","sequence":"additional","affiliation":[{"name":"City University of Hong Kong, Kowloon, Hong Kong"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yiran","family":"Chen","sequence":"additional","affiliation":[{"name":"University of Pittsburgh, Pittsburgh, PA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yinlong","family":"Xu","sequence":"additional","affiliation":[{"name":"University of Science and Technology of China, P.R. China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei","family":"Wang","sequence":"additional","affiliation":[{"name":"Hefei University of Technology, P.R. China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2013,12,20]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_2_1_1_1","DOI":"10.1109\/JSSC.2007.908006"},{"doi-asserted-by":"publisher","key":"e_1_2_1_3_1","DOI":"10.1109\/TMAG.2010.2042041"},{"volume-title":"Proceedings of the Design, Automation Test in Europe Conference Exhibition (DATE). 45--50","author":"Chen Y.-T.","unstructured":"Chen , Y.-T. , Cong , J. , Huang , H. , Liu , B. , Liu , C. , Potkonjak , M. , and Reinman , G . 2012. Dynamically reconfigurable hybrid cache: An energy-efficient last-level cache design . In Proceedings of the Design, Automation Test in Europe Conference Exhibition (DATE). 45--50 . Chen, Y.-T., Cong, J., Huang, H., Liu, B., Liu, C., Potkonjak, M., and Reinman, G. 2012. Dynamically reconfigurable hybrid cache: An energy-efficient last-level cache design. In Proceedings of the Design, Automation Test in Europe Conference Exhibition (DATE). 45--50.","key":"e_1_2_1_4_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_5_1","DOI":"10.1145\/378239.379048"},{"doi-asserted-by":"publisher","key":"e_1_2_1_6_1","DOI":"10.1145\/1391469.1391610"},{"volume-title":"Proceedings of 29th Annual International Symposium on Computer Architecture (ISCA'02)","author":"Flautner K.","unstructured":"Flautner , K. , Kim , N. S. , Martin , S. , Blaauw , D. , and Mudge , T . 2002. Drowsy caches: Simple techniques for reducing leakage power . In Proceedings of 29th Annual International Symposium on Computer Architecture (ISCA'02) . 148--157. Flautner, K., Kim, N. S., Martin, S., Blaauw, D., and Mudge, T. 2002. Drowsy caches: Simple techniques for reducing leakage power. In Proceedings of 29th Annual International Symposium on Computer Architecture (ISCA'02). 148--157.","key":"e_1_2_1_7_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_8_1","DOI":"10.1109\/MICRO.2007.38"},{"volume-title":"Proceedings of the IEEE International Electron Devices Meeting (IEDM'05)","author":"Hosomi M.","unstructured":"Hosomi , M. , Yamagishi , H. , Yamamoto , T. , Bessho , K. , Higo , Y. , Yamane , K. , Yamada , H. , Shoji , M. , Hachino , H. , Fukumoto , C. , Nagao , H. , and Kano , H . 2005. A novel nonvolatile memory with spin torque transfer magnetization switching: Spin-ram . In Proceedings of the IEEE International Electron Devices Meeting (IEDM'05) . 459--462. Hosomi, M., Yamagishi, H., Yamamoto, T., Bessho, K., Higo, Y., Yamane, K., Yamada, H., Shoji, M., Hachino, H., Fukumoto, C., Nagao, H., and Kano, H. 2005. A novel nonvolatile memory with spin torque transfer magnetization switching: Spin-ram. In Proceedings of the IEEE International Electron Devices Meeting (IEDM'05). 459--462.","key":"e_1_2_1_9_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_10_1","DOI":"10.1145\/507052.507055"},{"volume-title":"Proceedings of the 17th IEEE\/ACM International Symposium on Low-Power Electronics and Design (ISLPED'11)","author":"Jadidi A.","unstructured":"Jadidi , A. , Arjomand , M. , and Sarbazi-Azad , H . 2011. High-endurance and performance-efficient design of hybrid cache architectures through adaptive line replacement . In Proceedings of the 17th IEEE\/ACM International Symposium on Low-Power Electronics and Design (ISLPED'11) . 79--84. Jadidi, A., Arjomand, M., and Sarbazi-Azad, H. 2011. High-endurance and performance-efficient design of hybrid cache architectures through adaptive line replacement. In Proceedings of the 17th IEEE\/ACM International Symposium on Low-Power Electronics and Design (ISLPED'11). 79--84.","key":"e_1_2_1_11_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_12_1","DOI":"10.1145\/1815961.1815971"},{"doi-asserted-by":"publisher","key":"e_1_2_1_13_1","DOI":"10.1145\/2228360.2228406"},{"volume-title":"Proceedings of the Design, Automation Test in Europe Conference Exhibition. 423--428","author":"Kahng A. B.","unstructured":"Kahng , A. B. , Li , B. , Peh , L.-S. , and Samadi , K . 2009. ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration . In Proceedings of the Design, Automation Test in Europe Conference Exhibition. 423--428 . Kahng, A. B., Li, B., Peh, L.-S., and Samadi, K. 2009. ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration. In Proceedings of the Design, Automation Test in Europe Conference Exhibition. 423--428.","key":"e_1_2_1_14_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_15_1","DOI":"10.1109\/MM.2010.38"},{"doi-asserted-by":"publisher","key":"e_1_2_1_16_1","DOI":"10.1145\/1854273.1854333"},{"doi-asserted-by":"publisher","key":"e_1_2_1_17_1","DOI":"10.1109\/MICRO.2010.24"},{"doi-asserted-by":"publisher","key":"e_1_2_1_18_1","DOI":"10.1109\/MC.2003.1250885"},{"volume-title":"Proceedings of the 30th annual ACM\/IEEE International Symposium on Microarchitecture (MICRO'97)","author":"Kin J.","unstructured":"Kin , J. , Gupta , M. , and Mangione-Smith , W. H . 1997. The filter cache: An energy efficient memory structure . In Proceedings of the 30th annual ACM\/IEEE International Symposium on Microarchitecture (MICRO'97) . 184--193. Kin, J., Gupta, M., and Mangione-Smith, W. H. 1997. The filter cache: An energy efficient memory structure. In Proceedings of the 30th annual ACM\/IEEE International Symposium on Microarchitecture (MICRO'97). 184--193.","key":"e_1_2_1_19_1"},{"volume-title":"Proceedings of the 9th IEEE Symposium on Embedded Systems for Real-Time Multimedia (ESTIMedia). 19--28","author":"Li J.","unstructured":"Li , J. , Shi , L. , Xue , C. J. , Yang , C. , and Xu , Y . 2011. Exploiting set-level write non-uniformity for energy-efficient NVM-based hybrid cache . In Proceedings of the 9th IEEE Symposium on Embedded Systems for Real-Time Multimedia (ESTIMedia). 19--28 . Li, J., Shi, L., Xue, C. J., Yang, C., and Xu, Y. 2011. Exploiting set-level write non-uniformity for energy-efficient NVM-based hybrid cache. In Proceedings of the 9th IEEE Symposium on Embedded Systems for Real-Time Multimedia (ESTIMedia). 19--28.","key":"e_1_2_1_20_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_21_1","DOI":"10.1145\/2333660.2333738"},{"doi-asserted-by":"publisher","key":"e_1_2_1_22_1","DOI":"10.1109\/MICRO.2008.4771793"},{"volume-title":"Proceedings of the 39th Annual International Symposium on Computer Architecture (ISCA'12)","author":"Liu J.","unstructured":"Liu , J. , Jaiyen , B. , Veras , R. , and Mutlu , O . 2012. RAIDR: Retention-aware intelligent DRAM refresh . In Proceedings of the 39th Annual International Symposium on Computer Architecture (ISCA'12) . 1--12. Liu, J., Jaiyen, B., Veras, R., and Mutlu, O. 2012. RAIDR: Retention-aware intelligent DRAM refresh. In Proceedings of the 39th Annual International Symposium on Computer Architecture (ISCA'12). 1--12.","key":"e_1_2_1_23_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_24_1","DOI":"10.1109\/2.982916"},{"doi-asserted-by":"publisher","key":"e_1_2_1_25_1","DOI":"10.1145\/1105734.1105747"},{"doi-asserted-by":"publisher","key":"e_1_2_1_26_1","DOI":"10.1109\/HPCA.2005.23"},{"key":"e_1_2_1_27_1","volume-title":"Calculating Memory System Power for DDR3","author":"Micron Technology","year":"2007","unstructured":"Micron Technology . 2007. Calculating Memory System Power for DDR3 . 2007 . http:\/\/download.micron.com\/pdf\/technotes\/ddr3\/TN41_01DDR3Power.pdf. Micron Technology. 2007. Calculating Memory System Power for DDR3. 2007. http:\/\/download.micron.com\/pdf\/technotes\/ddr3\/TN41_01DDR3Power.pdf."},{"doi-asserted-by":"publisher","key":"e_1_2_1_28_1","DOI":"10.1109\/MICRO.2007.30"},{"doi-asserted-by":"publisher","key":"e_1_2_1_29_1","DOI":"10.1109\/MM.2008.14"},{"doi-asserted-by":"publisher","key":"e_1_2_1_30_1","DOI":"10.1145\/1840845.1840931"},{"volume-title":"Proceedings of the IEEE 17th International Symposium on High Performance Computer Architecture (HPCA'11)","author":"Smullen C. W.","unstructured":"Smullen , C. W. , Mohan , V. , Nigam , A. , Gurumurthi , S. , and Stan , M. R . 2011. Relaxing non-volatility for fast and energy-efficient STT-RAM caches . In Proceedings of the IEEE 17th International Symposium on High Performance Computer Architecture (HPCA'11) . 50--61. Smullen, C. W., Mohan, V., Nigam, A., Gurumurthi, S., and Stan, M. R. 2011. Relaxing non-volatility for fast and energy-efficient STT-RAM caches. In Proceedings of the IEEE 17th International Symposium on High Performance Computer Architecture (HPCA'11). 50--61.","key":"e_1_2_1_31_1"},{"doi-asserted-by":"crossref","unstructured":"Sorin D. J. Hill M. D. and Wood D. A. 2011. A Primer on Memory Consistency and Cache Coherence. Morgan and Claypool.   Sorin D. J. Hill M. D. and Wood D. A. 2011. A Primer on Memory Consistency and Cache Coherence. Morgan and Claypool.","key":"e_1_2_1_32_1","DOI":"10.1007\/978-3-031-01733-9"},{"doi-asserted-by":"publisher","key":"e_1_2_1_33_1","DOI":"10.1109\/MICRO.2010.22"},{"volume-title":"Proceedings of the IEEE 15th International Symposium on High Performance Computer Architecture (HPCA'09)","author":"Sun G.","unstructured":"Sun , G. , Dong , X. , Xie , Y. , Li , J. , and Chen , Y . 2009. A novel architecture of the 3D stacked MRAM L2 cache for CMPs . In Proceedings of the IEEE 15th International Symposium on High Performance Computer Architecture (HPCA'09) . 239--249. Sun, G., Dong, X., Xie, Y., Li, J., and Chen, Y. 2009. A novel architecture of the 3D stacked MRAM L2 cache for CMPs. In Proceedings of the IEEE 15th International Symposium on High Performance Computer Architecture (HPCA'09). 239--249.","key":"e_1_2_1_34_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_35_1","DOI":"10.1145\/2155620.2155659"},{"doi-asserted-by":"publisher","key":"e_1_2_1_36_1","DOI":"10.1145\/17356.17404"},{"doi-asserted-by":"publisher","key":"e_1_2_1_37_1","DOI":"10.1109\/MM.2002.997877"},{"doi-asserted-by":"publisher","key":"e_1_2_1_38_1","DOI":"10.1109\/JPROC.2003.811804"},{"doi-asserted-by":"publisher","key":"e_1_2_1_39_1","DOI":"10.1145\/2464996.2467278"},{"doi-asserted-by":"publisher","key":"e_1_2_1_40_1","DOI":"10.1145\/2355585.2355589"},{"doi-asserted-by":"publisher","key":"e_1_2_1_41_1","DOI":"10.1145\/1880037.1880040"},{"doi-asserted-by":"publisher","key":"e_1_2_1_42_1","DOI":"10.1145\/2039370.2039420"},{"doi-asserted-by":"publisher","key":"e_1_2_1_43_1","DOI":"10.1145\/1687399.1687448"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2534393","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2534393","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:10:16Z","timestamp":1750234216000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2534393"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,12]]},"references-count":42,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2013,12]]}},"alternative-id":["10.1145\/2534393"],"URL":"https:\/\/doi.org\/10.1145\/2534393","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"type":"print","value":"1084-4309"},{"type":"electronic","value":"1557-7309"}],"subject":[],"published":{"date-parts":[[2013,12]]},"assertion":[{"value":"2012-12-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2013-09-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2013-12-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}