{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:20:41Z","timestamp":1750306841793,"version":"3.41.0"},"reference-count":36,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2013,12,1]],"date-time":"2013-12-01T00:00:00Z","timestamp":1385856000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Reconfigurable Technol. Syst."],"published-print":{"date-parts":[[2013,12]]},"abstract":"<jats:p>As capacity of the field-programmable gate arrays (FPGAs) continues to increase, power dissipated in the logic and routing resources has become a critical concern for FPGA architects. Recent studies have shown that static power is fast approaching the dynamic power in submicron devices. In this article, we propose an analytical model for relating homogeneous island-style-based FPGA architecture to static power. Current FPGA power models are tightly coupled with CAD tools. Our CAD-independent model captures the static power for a given FPGA architecture based on estimates of routing and logic resource utilizations from a pre-technology mapped netlist. We observe an average correlation ratio (C-Ratio) of 95% and a minimum absolute percentage error (MAPE) rate of 15% with respect to the experimental results generated by the Versatile Placement Routing (VPR) tool over the MCNC benchmarks. Our model offers application engineers and FPGA architects the capability to evaluate the impact of their design choices on static power without having to go through CAD-intensive investigations.<\/jats:p>","DOI":"10.1145\/2535935","type":"journal-article","created":{"date-parts":[[2013,12,20]],"date-time":"2013-12-20T19:50:46Z","timestamp":1387569046000},"page":"1-22","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["An Analytical Model for Evaluating Static Power of Homogeneous FPGA Architectures"],"prefix":"10.1145","volume":"6","author":[{"given":"Yoon Kah","family":"Leow","sequence":"first","affiliation":[{"name":"University of Arizona"}]},{"given":"Ali","family":"Akoglu","sequence":"additional","affiliation":[{"name":"University of Arizona"}]},{"given":"Susan","family":"Lysecky","sequence":"additional","affiliation":[{"name":"University of Arizona"}]}],"member":"320","published-online":{"date-parts":[[2013,12]]},"reference":[{"volume-title":"Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications. 213--222","author":"Betz V.","key":"e_1_2_1_1_1"},{"volume-title":"Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design. 90--97","author":"Burch R.","key":"e_1_2_1_2_1"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.902258"},{"volume-title":"Proceedings of the IEEE International Conference on Computer-Aided Design. 534--537","year":"1987","author":"Cirit M. A.","key":"e_1_2_1_4_1"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.887922"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/228370.228390"},{"key":"e_1_2_1_7_1","first-page":"1","article-title":"An analytical model relating FPGA architecture to logic density and depth","volume":"13","author":"Das J.","year":"1994","journal-title":"IEEE Trans. CAD"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1344671.1344694"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1675882"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1981.1084958"},{"volume-title":"Proceedings of the 29th ACM\/IEEE Design Automation Conference. 253--259","author":"Ghosh A.","key":"e_1_2_1_11_1"},{"volume-title":"Proceedings of the IEEE International Test Conference. 146--155","author":"Hawkins C. F.","key":"e_1_2_1_12_1"},{"key":"e_1_2_1_13_1","unstructured":"J. Hussein M. Klein and M. Hart. 2011. Lowering power at 28 nm with Xilinx 7 Series FPGAs. Xilinx white paper WP389 Xilinx Inc.  J. Hussein M. Klein and M. Hart. 2011. Lowering power at 28 nm with Xilinx 7 Series FPGAs. Xilinx white paper WP389 Xilinx Inc."},{"key":"e_1_2_1_14_1","unstructured":"S.-M. Kang and Y. Leblebici. 1999. CMOS Digital Integrated Circuits: Analysis and Design. McGraw-Hill.  S.-M. Kang and Y. Leblebici. 1999. CMOS Digital Integrated Circuits: Analysis and Design . McGraw-Hill."},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/996070.1009965"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1971.223159"},{"volume-title":"Proceedings of the IEEE International Conference on Field-Programmable Technology. 41--48","author":"Lemieux G.","key":"e_1_2_1_18_1"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/611817.611844"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950457"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296426"},{"volume-title":"Proceedings of the IEEE International Conference on Computer-Aided Design. 204--207","author":"Najm F.","key":"e_1_2_1_22_1"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.205010"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.335013"},{"key":"e_1_2_1_25_1","unstructured":"T. Pi and P. J. Crotty. 2004. FPGA lookup table with transmission gate structure for reliable low-voltage operation. (Dec. 2003) Patent No. 6667635 B1 Filed Sept. 10th. 2002 Issued Dec. 23rd. 2003.  T. Pi and P. J. Crotty. 2004. FPGA lookup table with transmission gate structure for reliable low-voltage operation. (Dec. 2003) Patent No. 6667635 B1 Filed Sept. 10th. 2002 Issued Dec. 23rd. 2003."},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/639929.639936"},{"volume-title":"Proceedings of the 12th International Conference on Field-Programmable Logic and Applications. 312--321","author":"Poon K.","key":"e_1_2_1_27_1"},{"volume-title":"Proceedings of the International Conference on Field-Programmable Technology.","author":"Rajavel S. T.","key":"e_1_2_1_28_1"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145708"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.808156"},{"volume-title":"SIS: A system for sequential circuit synthesis. Tech. rep. UCB\/ERL M92\/41, EECS Department","year":"1992","author":"Sentovich E.","key":"e_1_2_1_31_1"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/774572.774683"},{"volume-title":"Proceedings of the IEEE International Conference on Computer-Aided Design. 224--228","author":"Tsui C. Y.","key":"e_1_2_1_33_1"},{"key":"e_1_2_1_34_1","unstructured":"R. Wilson. 2010. ARM extends toward a future of low-power system design. Altera Inside Edge eNewsletter. http:\/\/www.altera.com\/technology\/system-design\/articles\/2012\/arm-low-power.html.  R. Wilson. 2010. ARM extends toward a future of low-power system design. Altera Inside Edge eNewsletter. http:\/\/www.altera.com\/technology\/system-design\/articles\/2012\/arm-low-power.html."},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/196244.196628"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/333032.333040"}],"container-title":["ACM Transactions on Reconfigurable Technology and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2535935","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2535935","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:10:06Z","timestamp":1750234206000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2535935"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,12]]},"references-count":36,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2013,12]]}},"alternative-id":["10.1145\/2535935"],"URL":"https:\/\/doi.org\/10.1145\/2535935","relation":{},"ISSN":["1936-7406","1936-7414"],"issn-type":[{"type":"print","value":"1936-7406"},{"type":"electronic","value":"1936-7414"}],"subject":[],"published":{"date-parts":[[2013,12]]},"assertion":[{"value":"2013-02-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2013-08-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2013-12-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}