{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,2]],"date-time":"2026-06-02T14:52:59Z","timestamp":1780411979486,"version":"3.54.1"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,12,7]],"date-time":"2013-12-07T00:00:00Z","timestamp":1386374400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,12,7]]},"DOI":"10.1145\/2540708.2540714","type":"proceedings-article","created":{"date-parts":[[2013,12,17]],"date-time":"2013-12-17T13:36:21Z","timestamp":1387287381000},"page":"49-61","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":29,"title":["TLC"],"prefix":"10.1145","author":[{"given":"Andreas","family":"Sembrant","sequence":"first","affiliation":[{"name":"Uppsala University, Uppsala, Sweden"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Erik","family":"Hagersten","sequence":"additional","affiliation":[{"name":"Uppsala University, Uppsala, Sweden"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"David","family":"Black-Shaffer","sequence":"additional","affiliation":[{"name":"Uppsala University, Uppsala, Sweden"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2013,12,7]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/2337159.2337194"},{"key":"e_1_3_2_1_2_1","volume-title":"Reactive-Associative Caches. In Proc. International Conference on Parallel Architectures and Compilation Techniques (PACT)","author":"Batson B.","year":"2001"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_4_1","unstructured":"C.-K. Luk R. Cohn R. Muth H. Patil A. Klauser G. Lowney S. Wallace V. J. Reddi and K. Hazelwood. Pin: building customized program analysis tools with dynamic instrumentation. 2005.  C.-K. Luk R. Cohn R. Muth H. Patil A. Klauser G. Lowney S. Wallace V. J. Reddi and K. Hazelwood. Pin: building customized program analysis tools with dynamic instrumentation. 2005."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/525424.822662"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339660"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"e_1_3_2_1_8_1","unstructured":"Intel Corporation. Intel\u00ae Architecture Instruction Set Extensions Programming Reference August 2012.  Intel Corporation. Intel\u00ae Architecture Instruction Set Extensions Programming Reference August 2012."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","unstructured":"S. Kaxiras and M. Martonosi. Computer Architecture Techniques for Power-Efficiency. 2008.   S. Kaxiras and M. Martonosi. Computer Architecture Techniques for Power-Efficiency . 2008.","DOI":"10.1007\/978-3-031-01721-6"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_3_2_1_11_1","unstructured":"W. L. Lynch. The Interaction of Virtual Memory and Cache Memory.  W. L. Lynch. The Interaction of Virtual Memory and Cache Memory."},{"key":"e_1_3_2_1_12_1","volume-title":"Hewlett Packard Labs","author":"Muralimanohar N.","year":"2009"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/563998.564007"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.108"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.52"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.20"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2011.6114207"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165152"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"e_1_3_2_1_20_1","volume-title":"MICRO 2011 Keynote","author":"Sodani A.","year":"2011"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.5"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.621212"}],"event":{"name":"MICRO-46: The 46th Annual IEEE\/ACM International Symposium on Microarchitecture","location":"Davis California","acronym":"MICRO-46","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE CS"]},"container-title":["Proceedings of the 46th Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2540708.2540714","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2540708.2540714","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:10:33Z","timestamp":1750234233000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2540708.2540714"}},"subtitle":["a tag-less cache for reducing dynamic first level cache energy"],"short-title":[],"issued":{"date-parts":[[2013,12,7]]},"references-count":22,"alternative-id":["10.1145\/2540708.2540714","10.1145\/2540708"],"URL":"https:\/\/doi.org\/10.1145\/2540708.2540714","relation":{},"subject":[],"published":{"date-parts":[[2013,12,7]]},"assertion":[{"value":"2013-12-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}