{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,12]],"date-time":"2026-03-12T00:54:10Z","timestamp":1773276850286,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":35,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,12,7]],"date-time":"2013-12-07T00:00:00Z","timestamp":1386374400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000143","name":"Division of Computing and Communication Foundations","doi-asserted-by":"publisher","award":["CCF-0953246, CCF-1147397, CCF-1212962"],"award-info":[{"award-number":["CCF-0953246, CCF-1147397, CCF-1212962"]}],"id":[{"id":"10.13039\/100000143","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100006112","name":"Microsoft Research","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100006112","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100002418","name":"Intel Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100002418","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,12,7]]},"DOI":"10.1145\/2540708.2540724","type":"proceedings-article","created":{"date-parts":[[2013,12,17]],"date-time":"2013-12-17T13:36:21Z","timestamp":1387287381000},"page":"172-184","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":102,"title":["Linearly compressed pages"],"prefix":"10.1145","author":[{"given":"Gennady","family":"Pekhimenko","sequence":"first","affiliation":[{"name":"Carnegie Mellon University"}]},{"given":"Vivek","family":"Seshadri","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University"}]},{"given":"Yoongu","family":"Kim","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University"}]},{"given":"Hongyi","family":"Xin","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University"}]},{"given":"Onur","family":"Mutlu","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University"}]},{"given":"Phillip B.","family":"Gibbons","sequence":"additional","affiliation":[{"name":"Intel Labs Pittsburgh"}]},{"given":"Michael A.","family":"Kozuch","sequence":"additional","affiliation":[{"name":"Intel Labs Pittsburgh"}]},{"given":"Todd C.","family":"Mowry","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University"}]}],"member":"320","published-online":{"date-parts":[[2013,12,7]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.452.0287"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/998680.1006719"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2020989"},{"key":"e_1_3_2_1_6_1","volume-title":"ISCA","author":"Cooper-Balis E.","year":"2012","unstructured":"E. Cooper-Balis , P. Rosenfeld , and B. Jacob . Buffer-On-Board Memory Systems . In ISCA , 2012 . E. Cooper-Balis, P. Rosenfeld, and B. Jacob. Buffer-On-Board Memory Systems. In ISCA, 2012."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/951954.952455"},{"key":"e_1_3_2_1_8_1","volume-title":"Winter USENIX Conference","author":"Douglis F.","year":"1993","unstructured":"F. Douglis . The Compression Cache: Using On-line Compression to Extend Physical Memory . In Winter USENIX Conference , 1993 . F. Douglis. The Compression Cache: Using On-line Compression to Extend Physical Memory. In Winter USENIX Conference, 1993."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1542275.1542288"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.6"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/115952.115966"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.4"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/JRPROC.1952.273898"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1006209.1006211"},{"key":"e_1_3_2_1_15_1","volume-title":"Intel 64 and IA-32 Architectures Software Developer's Manual","author":"Intel Corporation","year":"2013","unstructured":"Intel Corporation . Intel 64 and IA-32 Architectures Software Developer's Manual , 2013 . Intel Corporation. Intel 64 and IA-32 Architectures Software Developer's Manual, 2013."},{"key":"e_1_3_2_1_16_1","volume-title":"JESD21-C","author":"JEDEC.","year":"2012","unstructured":"JEDEC. GDDR3 Specific SGRAM Functions , JESD21-C , 2012 . JEDEC. GDDR3 Specific SGRAM Functions, JESD21-C, 2012."},{"key":"e_1_3_2_1_17_1","volume-title":"ISSCC","author":"Kang U.","year":"2009","unstructured":"U. Kang 8Gb 3D DDR3 DRAM Using Through-Silicon-Via Technology . In ISSCC , 2009 . U. Kang et al. 8Gb 3D DDR3 DRAM Using Through-Silicon-Via Technology. In ISSCC, 2009."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250880"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1281700.1281702"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"e_1_3_2_1_23_1","volume-title":"DDR3 SDRAM","year":"2012","unstructured":"Micron. 2Gb: x4, x8, x16 , DDR3 SDRAM , 2012 . Micron. 2Gb: x4, x8, x16, DDR3 SDRAM, 2012."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.28"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370870"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370864"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379244"},{"key":"e_1_3_2_1_29_1","volume-title":"CPU2006","author":"SPEC","unstructured":"SPEC CPU2006 . http:\/\/www.spec.org\/. SPEC CPU2006. http:\/\/www.spec.org\/."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346185"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.28"},{"key":"e_1_3_2_1_33_1","unstructured":"Transaction Processing Performance Council. http:\/\/www.tpc.org\/.  Transaction Processing Performance Council. http:\/\/www.tpc.org\/."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.918003"},{"key":"e_1_3_2_1_35_1","volume-title":"The Case for Compressed Caching in Virtual Memory Systems. In USENIX Annual Technical Conference","author":"Wilson P. R.","year":"1999","unstructured":"P. R. Wilson , S. F. Kaplan , and Y. Smaragdakis . The Case for Compressed Caching in Virtual Memory Systems. In USENIX Annual Technical Conference , 1999 . P. R. Wilson, S. F. Kaplan, and Y. Smaragdakis. The Case for Compressed Caching in Virtual Memory Systems. In USENIX Annual Technical Conference, 1999."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/1013948.1013953"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360154"},{"key":"e_1_3_2_1_38_1","volume-title":"ISCA","author":"Yoon D. H.","year":"2012","unstructured":"D. H. Yoon , M. K. Jeong , M. Sullivan , and M. Erez . The Dynamic Granularity Memory System . In ISCA , 2012 . D. H. Yoon, M. K. Jeong, M. Sullivan, and M. Erez. The Dynamic Granularity Memory System. In ISCA, 2012."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379235"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1977.1055714"}],"event":{"name":"MICRO-46: The 46th Annual IEEE\/ACM International Symposium on Microarchitecture","location":"Davis California","acronym":"MICRO-46","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE CS"]},"container-title":["Proceedings of the 46th Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2540708.2540724","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2540708.2540724","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:10:22Z","timestamp":1750234222000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2540708.2540724"}},"subtitle":["a low-complexity, low-latency main memory compression framework"],"short-title":[],"issued":{"date-parts":[[2013,12,7]]},"references-count":35,"alternative-id":["10.1145\/2540708.2540724","10.1145\/2540708"],"URL":"https:\/\/doi.org\/10.1145\/2540708.2540724","relation":{},"subject":[],"published":{"date-parts":[[2013,12,7]]},"assertion":[{"value":"2013-12-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}