{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T23:50:34Z","timestamp":1783036234861,"version":"3.54.6"},"publisher-location":"New York, NY, USA","reference-count":60,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,12,7]],"date-time":"2013-12-07T00:00:00Z","timestamp":1386374400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100002418","name":"Intel Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100002418","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000143","name":"Division of Computing and Communication Foundations","doi-asserted-by":"publisher","award":["CCF-0953246, CCF-1147397, CCF-1212962"],"award-info":[{"award-number":["CCF-0953246, CCF-1147397, CCF-1212962"]}],"id":[{"id":"10.13039\/100000143","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,12,7]]},"DOI":"10.1145\/2540708.2540725","type":"proceedings-article","created":{"date-parts":[[2013,12,17]],"date-time":"2013-12-17T13:36:21Z","timestamp":1387287381000},"page":"185-197","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":240,"title":["RowClone"],"prefix":"10.1145","author":[{"given":"Vivek","family":"Seshadri","sequence":"first","affiliation":[{"name":"Carnegie Mellon University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yoongu","family":"Kim","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chris","family":"Fallin","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Donghyuk","family":"Lee","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rachata","family":"Ausavarungnirun","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Gennady","family":"Pekhimenko","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yixin","family":"Luo","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Onur","family":"Mutlu","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Phillip B.","family":"Gibbons","sequence":"additional","affiliation":[{"name":"Intel Pittsburgh"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Michael A.","family":"Kozuch","sequence":"additional","affiliation":[{"name":"Intel Pittsburgh"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Todd C.","family":"Mowry","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2013,12,7]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Bochs IA-32 emulator project. http:\/\/bochs.sourceforge.net\/.  Bochs IA-32 emulator project. http:\/\/bochs.sourceforge.net\/."},{"key":"e_1_3_2_1_2_1","unstructured":"Memcached: A high performance distributed memory object caching system. http:\/\/memcached.org.  Memcached: A high performance distributed memory object caching system. http:\/\/memcached.org."},{"key":"e_1_3_2_1_3_1","unstructured":"MySQL: An open source database. http:\/\/www.mysql.com.  MySQL: An open source database. http:\/\/www.mysql.com."},{"key":"e_1_3_2_1_4_1","unstructured":"Wind River Simics full system simulation. http:\/\/www.windriver.com\/products\/simics\/.  Wind River Simics full system simulation. http:\/\/www.windriver.com\/products\/simics\/."},{"key":"e_1_3_2_1_5_1","volume-title":"Memory device having page copy mode. U.S. patent 5886944","author":"Ahn J.","year":"1999","unstructured":"J. Ahn . Memory device having page copy mode. U.S. patent 5886944 , 1999 . J. Ahn. Memory device having page copy mode. U.S. patent 5886944, 1999."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1654059.1654081"},{"key":"e_1_3_2_1_7_1","volume-title":"Understanding the Linux Kernel, page 388","author":"Bovet D. P.","year":"2005","unstructured":"D. P. Bovet and M. Cesati . Understanding the Linux Kernel, page 388 . O'Reilly Media , 2005 . D. P. Bovet and M. Cesati. Understanding the Linux Kernel, page 388. O'Reilly Media, 2005."},{"key":"e_1_3_2_1_8_1","volume-title":"OSDI","author":"Chang F.","year":"1999","unstructured":"F. Chang and G. A. Gibson . Automatic I\/O hint generation through speculative execution . In OSDI , 1999 . F. Chang and G. A. Gibson. Automatic I\/O hint generation through speculative execution. In OSDI, 1999."},{"key":"e_1_3_2_1_9_1","volume-title":"USENIX SS","author":"Chow J.","year":"2005","unstructured":"J. Chow Shredding Your Garbage: Reducing data lifetime through secure deallocation . In USENIX SS , 2005 . J. Chow et al. Shredding Your Garbage: Reducing data lifetime through secure deallocation. In USENIX SS, 2005."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.39"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771798"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669150"},{"key":"e_1_3_2_1_13_1","volume-title":"OSDI","author":"Dunn A. M.","year":"2012","unstructured":"A. M. Dunn Eternal Sunshine of the Spotless Machine: Protecting privacy with ephemeral channels . In OSDI , 2012 . A. M. Dunn et al. Eternal Sunshine of the Spotless Machine: Protecting privacy with ephemeral channels. In OSDI, 2012."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.44"},{"key":"e_1_3_2_1_15_1","volume-title":"DRAM page copy method. U.S. patent 5625601","author":"Gillingham P. B.","year":"1997","unstructured":"P. B. Gillingham and R. Torrance . DRAM page copy method. U.S. patent 5625601 , 1997 . P. B. Gillingham and R. Torrance. DRAM page copy method. U.S. patent 5625601, 1997."},{"key":"e_1_3_2_1_16_1","volume-title":"USENIX SS","author":"Halderman J. A.","year":"2008","unstructured":"J. A. Halderman Lest We Remember: Cold boot attacks on encryption keys . In USENIX SS , 2008 . J. A. Halderman et al. Lest We Remember: Cold boot attacks on encryption keys. In USENIX SS, 2008."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2007.77"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.5555\/1984841"},{"key":"e_1_3_2_1_19_1","volume-title":"Enterprise Systems Architecture\/390 Principles of Operation","author":"IBM Corporation","year":"2001","unstructured":"IBM Corporation . Enterprise Systems Architecture\/390 Principles of Operation , 2001 . IBM Corporation. Enterprise Systems Architecture\/390 Principles of Operation, 2001."},{"key":"e_1_3_2_1_20_1","volume-title":"Intel 64 and IA-32 Architectures Optimization Reference Manual","year":"2012","unstructured":"Intel. Intel 64 and IA-32 Architectures Optimization Reference Manual . April 2012 . Intel. Intel 64 and IA-32 Architectures Optimization Reference Manual. April 2012."},{"key":"e_1_3_2_1_21_1","first-page":"12","volume-title":"Intel 64 and IA-32 Architectures Software Developer's Manual","unstructured":"Intel. Intel 64 and IA-32 Architectures Software Developer's Manual , volume 3A, chapter 11 , page 12 . April 2012. Intel. Intel 64 and IA-32 Architectures Software Developer's Manual, volume 3A, chapter 11, page 12. April 2012."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.21"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1993498.1993516"},{"key":"e_1_3_2_1_24_1","volume-title":"ISCA","author":"Jarrod L. A.","year":"2002","unstructured":"L. A. Jarrod Avoiding Initialization Misses to the Heap . In ISCA , 2002 . L. A. Jarrod et al. Avoiding Initialization Misses to the Heap. In ISCA, 2002."},{"key":"e_1_3_2_1_25_1","unstructured":"JEDEC. Server memory roadmap http:\/\/www.jedec.org\/sites\/default\/files\/Ricki_Dee_Williams.pdf.  JEDEC. Server memory roadmap http:\/\/www.jedec.org\/sites\/default\/files\/Ricki_Dee_Williams.pdf."},{"key":"e_1_3_2_1_26_1","volume-title":"Standard No. 21-C. Annex K: Serial Presence Detect (SPD) for DDR3 SDRAM Modules","author":"JEDEC.","year":"2011","unstructured":"JEDEC. Standard No. 21-C. Annex K: Serial Presence Detect (SPD) for DDR3 SDRAM Modules , 2011 . JEDEC. Standard No. 21-C. Annex K: Serial Presence Detect (SPD) for DDR3 SDRAM Modules, 2011."},{"key":"e_1_3_2_1_27_1","unstructured":"JEDEC. DDR3 SDRAM JESD79-3F 2012.  JEDEC. DDR3 SDRAM JESD79-3F 2012."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.31"},{"key":"e_1_3_2_1_29_1","volume-title":"HPCA","author":"Kim Y.","year":"2010","unstructured":"Y. Kim : A scalable and high-performance scheduling algorithm for multiple memory controllers . In HPCA , 2010 . Y. Kim et al. ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers. In HPCA, 2010."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.51"},{"key":"e_1_3_2_1_31_1","volume-title":"ISCA","author":"Kim Y.","year":"2012","unstructured":"Y. Kim A case for exploiting subarray-level parallelism (SALP) in DRAM . In ISCA , 2012 . Y. Kim et al. A case for exploiting subarray-level parallelism (SALP) in DRAM. In ISCA, 2012."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.1994.108"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1519065.1519067"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522354"},{"key":"e_1_3_2_1_35_1","volume-title":"ISPASS","year":"2001","unstructured":"Kun Luo et al. Balancing thoughput and fairness in SMT processors . In ISPASS , 2001 . Kun Luo et al. Balancing thoughput and fairness in SMT processors. In ISPASS, 2001."},{"key":"e_1_3_2_1_36_1","volume-title":"DDR3 SDRAM system-power calculator","year":"2011","unstructured":"Micron. DDR3 SDRAM system-power calculator , 2011 . Micron. DDR3 SDRAM system-power calculator, 2011."},{"key":"e_1_3_2_1_37_1","volume-title":"DRAMs having on-chip row copy circuits for use in testing and video imaging and method for operating same. U.S. patent 5440517","author":"Morgan D. M.","year":"1995","unstructured":"D. M. Morgan and M. A. Shore . DRAMs having on-chip row copy circuits for use in testing and video imaging and method for operating same. U.S. patent 5440517 , 1995 . D. M. Morgan and M. A. Shore. DRAMs having on-chip row copy circuits for use in testing and video imaging and method for operating same. U.S. patent 5440517, 1995."},{"key":"e_1_3_2_1_38_1","volume-title":"Semiconductor memory device including copy circuit. US. patent 5854771","year":"1998","unstructured":"Kaori Mori. Semiconductor memory device including copy circuit. US. patent 5854771 , 1998 . Kaori Mori. Semiconductor memory device including copy circuit. US. patent 5854771, 1998."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155664"},{"key":"e_1_3_2_1_40_1"},{"key":"e_1_3_2_1_41_1","volume-title":"USENIX SC","author":"Ousterhout J. K.","year":"1990","unstructured":"J. K. Ousterhout . Why aren't operating systems getting faster as fast as hardware . In USENIX SC , 1990 . J. K. Ousterhout. Why aren't operating systems getting faster as fast as hardware. In USENIX SC, 1990."},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.592312"},{"key":"e_1_3_2_1_43_1","volume-title":"DRAM power model","year":"2010","unstructured":"Rambus. DRAM power model , 2010 . Rambus. DRAM power model, 2010."},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/224056.224078"},{"key":"e_1_3_2_1_45_1","volume-title":"Windows Internals, page 701","author":"Russinovich M. E.","year":"2009","unstructured":"M. E. Russinovich Windows Internals, page 701 . Microsoft Press , 2009 . M. E. Russinovich et al. Windows Internals, page 701. Microsoft Press, 2009."},{"key":"e_1_3_2_1_46_1","volume-title":"WETI","author":"Sandhu G.","year":"2012","unstructured":"G. Sandhu . DRAM scaling and bandwidth challenges . In WETI , 2012 . G. Sandhu. DRAM scaling and bandwidth challenges. In WETI, 2012."},{"key":"e_1_3_2_1_47_1","volume-title":"HP-UX 11i Tuning and Performance","author":"Sauers R. F.","year":"2004","unstructured":"R. F. Sauers HP-UX 11i Tuning and Performance , chapter 8. Memory Bottlenecks. Prentice Hall , 2004 . R. F. Sauers et al. HP-UX 11i Tuning and Performance, chapter 8. Memory Bottlenecks. Prentice Hall, 2004."},{"key":"e_1_3_2_1_48_1","volume-title":"Mac OS X Internals: A Systems Approach","author":"Singh A.","year":"2006","unstructured":"A. Singh . Mac OS X Internals: A Systems Approach . Addison-Wesley Professional , 2006 . A. Singh. Mac OS X Internals: A Systems Approach. Addison-Wesley Professional, 2006."},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346185"},{"key":"e_1_3_2_1_50_1","volume-title":"USENIX ATC","author":"Srinivasan S. M.","year":"2004","unstructured":"S. M. Srinivasan : A lightweight extension for rollback and deterministic replay for software debugging . In USENIX ATC , 2004 . S. M. Srinivasan et al. Flashback: A lightweight extension for rollback and deterministic replay for software debugging. In USENIX ATC, 2004."},{"key":"e_1_3_2_1_51_1","volume-title":"Performance Evaluation Corporation. SPEC CPU2006","year":"2006","unstructured":"Standard Performance Evaluation Corporation. SPEC CPU2006 . http:\/\/www.spec.org\/cpu 2006 . Standard Performance Evaluation Corporation. SPEC CPU2006. http:\/\/www.spec.org\/cpu2006."},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522356"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736045"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815983"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.5555\/1060289.1060307"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2006.4380850"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1145\/1966445.1966467"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1145\/2048066.2048092"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.64"},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771792"}],"event":{"name":"MICRO-46: The 46th Annual IEEE\/ACM International Symposium on Microarchitecture","location":"Davis California","acronym":"MICRO-46","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE CS"]},"container-title":["Proceedings of the 46th Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2540708.2540725","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2540708.2540725","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:10:22Z","timestamp":1750234222000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2540708.2540725"}},"subtitle":["fast and energy-efficient in-DRAM bulk data copy and initialization"],"short-title":[],"issued":{"date-parts":[[2013,12,7]]},"references-count":60,"alternative-id":["10.1145\/2540708.2540725","10.1145\/2540708"],"URL":"https:\/\/doi.org\/10.1145\/2540708.2540725","relation":{},"subject":[],"published":{"date-parts":[[2013,12,7]]},"assertion":[{"value":"2013-12-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}