{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,25]],"date-time":"2026-06-25T15:09:33Z","timestamp":1782400173935,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":51,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,12,7]],"date-time":"2013-12-07T00:00:00Z","timestamp":1386374400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000143","name":"Division of Computing and Communication Foundations","doi-asserted-by":"publisher","award":["CCF-0916436, CNS-1302663"],"award-info":[{"award-number":["CCF-0916436, CNS-1302663"]}],"id":[{"id":"10.13039\/100000143","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100004358","name":"Samsung","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004358","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000144","name":"Division of Computer and Network Systems","doi-asserted-by":"publisher","award":["CCF-0916436, CNS-1302663"],"award-info":[{"award-number":["CCF-0916436, CNS-1302663"]}],"id":[{"id":"10.13039\/100000144","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,12,7]]},"DOI":"10.1145\/2540708.2540726","type":"proceedings-article","created":{"date-parts":[[2013,12,17]],"date-time":"2013-12-17T13:36:21Z","timestamp":1387287381000},"page":"198-209","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":33,"title":["Quantifying the relationship between the power delivery network and architectural policies in a 3D-stacked memory device"],"prefix":"10.1145","author":[{"given":"Manjunath","family":"Shevgoor","sequence":"first","affiliation":[{"name":"University Of Utah"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jung-Sik","family":"Kim","sequence":"additional","affiliation":[{"name":"Samsung Electronics"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Niladrish","family":"Chatterjee","sequence":"additional","affiliation":[{"name":"University Of Utah"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rajeev","family":"Balasubramonian","sequence":"additional","affiliation":[{"name":"University Of Utah"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Al","family":"Davis","sequence":"additional","affiliation":[{"name":"University Of Utah"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Aniruddha N.","family":"Udipi","sequence":"additional","affiliation":[{"name":"ARM R&D"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2013,12,7]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Micron DDR3 SDRAM Part MT41J1G4 2009.  Micron DDR3 SDRAM Part MT41J1G4 2009."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854314"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798260"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/195473.195485"},{"key":"e_1_3_2_1_5_1","volume-title":"USIMM: the Utah SImulated Memory Module. Technical report","author":"Chatterjee N.","year":"2012","unstructured":"N. Chatterjee , R. Balasubramonian , M. Shevgoor , S. Pugsley , A. Udipi , A. Shafiee , K. Sudan , M. Awasthi , and Z. Chishti . USIMM: the Utah SImulated Memory Module. Technical report , University of Utah , 2012 . UUCS-12-002. N. Chatterjee, R. Balasubramonian, M. Shevgoor, S. Pugsley, A. Udipi, A. Shafiee, K. Sudan, M. Awasthi, and Z. Chishti. USIMM: the Utah SImulated Memory Module. Technical report, University of Utah, 2012. UUCS-12-002."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.31"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/2337159.2337204"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1023\/B:IJPP.0000035815.13969.ec"},{"key":"e_1_3_2_1_9_1","unstructured":"David Wang. Why migrate to DDR4? http:\/\/www.eetimes.com\/design\/memory-design\/4409694\/Why-migrate-to-DDR4.  David Wang. Why migrate to DDR4? http:\/\/www.eetimes.com\/design\/memory-design\/4409694\/Why-migrate-to-DDR4."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630086"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2062811"},{"key":"e_1_3_2_1_12_1","unstructured":"Elpida Memory Inc. News Release: Elpida PTI and UMC Partner on 3D IC Integration Development for Advanced Technologies Including 28nm. http:\/\/www.elpida.com\/en\/news\/2011\/05-30.html 2011.  Elpida Memory Inc. News Release: Elpida PTI and UMC Partner on 3D IC Integration Development for Advanced Technologies Including 28nm. http:\/\/www.elpida.com\/en\/news\/2011\/05-30.html 2011."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/1266366.1266498"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283808"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155642"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1013235.1013315"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2011.5770729"},{"key":"e_1_3_2_1_18_1","volume-title":"Assembly and Packaging","author":"International Technology ITRS.","year":"2007","unstructured":"ITRS. International Technology Roadmap for Semiconductors , 2007 Edition , Assembly and Packaging , 2007. ITRS. International Technology Roadmap for Semiconductors, 2007 Edition, Assembly and Packaging, 2007."},{"key":"e_1_3_2_1_19_1","volume-title":"DRAM, Disk","author":"Jacob B.","year":"2008","unstructured":"B. Jacob , S. W. Ng , and D. T. Wang . Memory Systems - Cache , DRAM, Disk . Elsevier , 2008 . B. Jacob, S. W. Ng, and D. T. Wang. Memory Systems - Cache, DRAM, Disk. Elsevier, 2008."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242474"},{"key":"e_1_3_2_1_21_1","unstructured":"JEDEC. DDR4 in an Enterprise Server. http:\/\/www.jedec.org\/sites\/default\/files\/Art_Kilmer.pdf.  JEDEC. DDR4 in an Enterprise Server. http:\/\/www.jedec.org\/sites\/default\/files\/Art_Kilmer.pdf."},{"key":"e_1_3_2_1_22_1","volume-title":"Mini Workshop. http:\/\/www.jedec.org\/sites\/default\/files\/JS_Choi_DDR4_miniWorkshop.pdf.","author":"JEDEC.","unstructured":"JEDEC. DDR4 Mini Workshop. http:\/\/www.jedec.org\/sites\/default\/files\/JS_Choi_DDR4_miniWorkshop.pdf. JEDEC. DDR4 Mini Workshop. http:\/\/www.jedec.org\/sites\/default\/files\/JS_Choi_DDR4_miniWorkshop.pdf."},{"key":"e_1_3_2_1_23_1","volume-title":"JESD79-3E: DDR3 SDRAM Specification","author":"JEDEC.","year":"2009","unstructured":"JEDEC. JESD79-3E: DDR3 SDRAM Specification , 2009 . JEDEC. JESD79-3E: DDR3 SDRAM Specification, 2009."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.10"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.5555\/822080.822802"},{"key":"e_1_3_2_1_26_1","volume-title":"Proceedings of ISSCC","author":"J. S.","year":"2011","unstructured":"J. S. Kim at al. A 1.2 V 12.8 GB\/s 2 Gb mobile wide-I\/O DRAM with 4X128 I\/Os using TSV-based stacking . In Proceedings of ISSCC , 2011 . J. S. Kim at al. A 1.2 V 12.8 GB\/s 2 Gb mobile wide-I\/O DRAM with 4X128 I\/Os using TSV-based stacking. In Proceedings of ISSCC, 2011."},{"key":"e_1_3_2_1_27_1","volume-title":"A study of IR-drop noise issues in 3D ICs with through-silicon-vias. In 3DIC","author":"Jung M.","year":"2010","unstructured":"M. Jung and S. K. Lim . A study of IR-drop noise issues in 3D ICs with through-silicon-vias. In 3DIC . IEEE , 2010 . M. Jung and S. K. Lim. A study of IR-drop noise issues in 3D ICs with through-silicon-vias. In 3DIC. IEEE, 2010."},{"key":"e_1_3_2_1_28_1","volume-title":"DRAM Circuit Design - Fundamental and High-Speed Topics","author":"Keeth B.","year":"2008","unstructured":"B. Keeth , R. J. Baker , B. Johnson , and F. Lin . DRAM Circuit Design - Fundamental and High-Speed Topics . IEEE Press , 2008 . B. Keeth, R. J. Baker, B. Johnson, and F. Lin. DRAM Circuit Design - Fundamental and High-Speed Topics. IEEE Press, 2008."},{"key":"e_1_3_2_1_29_1","volume-title":"System-level comparison of power delivery design for 2D and 3D ICs. In 3DIC","author":"Khan N. H.","year":"2009","unstructured":"N. H. Khan , S. M. Alam , and S. Hassoun . System-level comparison of power delivery design for 2D and 3D ICs. In 3DIC . IEEE , 2009 . N. H. Khan, S. M. Alam, and S. Hassoun. System-level comparison of power delivery design for 2D and 3D ICs. In 3DIC. IEEE, 2009."},{"key":"e_1_3_2_1_30_1","volume-title":"Proceedings of DATE","author":"Kim D.","year":"2011","unstructured":"D. Kim , S. Yoo , S. Lee , J. H. Ahn , and H. Jung . A Quantitative Analysis of Performance Benefits of 3D Die Stacking on Mobile and Embedded SoC . In Proceedings of DATE , 2011 . D. Kim, S. Yoo, S. Lee, J. H. Ahn, and H. Jung. A Quantitative Analysis of Performance Benefits of 3D Die Stacking on Mobile and Embedded SoC. In Proceedings of DATE, 2011."},{"key":"e_1_3_2_1_31_1","volume-title":"Per-core DVFS Using On-Chip Switching Regulators. In Proceedings of HPCA","author":"Kim W.","year":"2008","unstructured":"W. Kim , M. S. Gupta , G. Y. Wei , and D. Broooks . System Level Analysis of Fast , Per-core DVFS Using On-Chip Switching Regulators. In Proceedings of HPCA , 2008 . W. Kim, M. S. Gupta, G. Y. Wei, and D. Broooks. System Level Analysis of Fast, Per-core DVFS Using On-Chip Switching Regulators. In Proceedings of HPCA, 2008."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.5555\/2337159.2337202"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379007"},{"key":"e_1_3_2_1_34_1","first-page":"106","author":"Lu M.","year":"2009","unstructured":"M. Lu , D.-Y. Shih , S. K. Kang , C. Goldsmith , and P. Flaitz . Effect of Zn doping on SnAg solder microstructure and electromigration stability. Journal of Applied Physics , 106 , 2009 . M. Lu, D.-Y. Shih, S. K. Kang, C. Goldsmith, and P. Flaitz. Effect of Zn doping on SnAg solder microstructure and electromigration stability. Journal of Applied Physics, 106, 2009.","journal-title":"Journal of Applied Physics"},{"key":"e_1_3_2_1_35_1","unstructured":"Micron Inc. DDR4 SDRAM FAQs. http:\/\/www.micron.com\/products\/dram\/ddr4-sdram.  Micron Inc. DDR4 SDRAM FAQs. http:\/\/www.micron.com\/products\/dram\/ddr4-sdram."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.5555\/1356802.1356895"},{"key":"e_1_3_2_1_37_1","unstructured":"S. Pawlowski. Intelligent and Expandable High-End Intel Server Platform Codenamed Nehalem-EX. Intel Developer Forum http:\/\/blogs.intel.com\/technology\/Nehalem-EX_Steve_Pawlowski_IDF.pdf 2009.  S. Pawlowski. Intelligent and Expandable High-End Intel Server Platform Codenamed Nehalem-EX. Intel Developer Forum http:\/\/blogs.intel.com\/technology\/Nehalem-EX_Steve_Pawlowski_IDF.pdf 2009."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2011.7477494"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859628"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.5555\/998680.1006726"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995911"},{"key":"e_1_3_2_1_42_1","volume-title":"Samsung to Release 3D Memory Modules with 50% Greater Density","year":"2010","unstructured":"Samsung. Samsung to Release 3D Memory Modules with 50% Greater Density , 2010 . http:\/\/www.computerworld.com\/s\/article\/9200278\/Samsung_to_release_3D_memory_modules_with_50_greater_density. Samsung. Samsung to Release 3D Memory Modules with 50% Greater Density, 2010. http:\/\/www.computerworld.com\/s\/article\/9200278\/Samsung_to_release_3D_memory_modules_with_50_greater_density."},{"key":"e_1_3_2_1_43_1","volume-title":"DRAM Scaling and Bandwidth Challenges. In NSF Workshop on Emerging Technologies for Interconnects (WETI)","author":"Sandhu G.","year":"2012","unstructured":"G. Sandhu . DRAM Scaling and Bandwidth Challenges. In NSF Workshop on Emerging Technologies for Interconnects (WETI) , 2012 . G. Sandhu. DRAM Scaling and Bandwidth Challenges. In NSF Workshop on Emerging Technologies for Interconnects (WETI), 2012."},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305189"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147127"},{"key":"e_1_3_2_1_46_1","unstructured":"Tezzaron Semiconductor. 3D Stacked DRAM\/Bi-STAR Overview 2011. http:\/\/www.tezzaron.com\/memory\/Overview\\_3D\\_DRAM.htm.  Tezzaron Semiconductor. 3D Stacked DRAM\/Bi-STAR Overview 2011. http:\/\/www.tezzaron.com\/memory\/Overview\\_3D\\_DRAM.htm."},{"key":"e_1_3_2_1_47_1","volume-title":"IEEE Journal of","author":"Kang U.","year":"2010","unstructured":"U. Kang and others. 8 Gb 3-D DDR3 DRAM Using Through-Silicon-Via Technology. Solid-State Circuits , IEEE Journal of , Jan. 2010 . U. Kang and others. 8 Gb 3-D DDR3 DRAM Using Through-Silicon-Via Technology. Solid-State Circuits, IEEE Journal of, Jan. 2010."},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815983"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2053565"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2012.6248848"},{"key":"e_1_3_2_1_51_1","volume-title":"Proceedings of WEED","author":"Zhang R.","year":"2012","unstructured":"R. Zhang , B. H. Meyer , W. Huang , K. Skadron , and M. R. Stand . Some Limits of Power Delivery in the Multicore Era . In Proceedings of WEED , 2012 . R. Zhang, B. H. Meyer, W. Huang, K. Skadron, and M. R. Stand. Some Limits of Power Delivery in the Multicore Era. In Proceedings of WEED, 2012."}],"event":{"name":"MICRO-46: The 46th Annual IEEE\/ACM International Symposium on Microarchitecture","location":"Davis California","acronym":"MICRO-46","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE CS"]},"container-title":["Proceedings of the 46th Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2540708.2540726","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2540708.2540726","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:10:22Z","timestamp":1750234222000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2540708.2540726"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,12,7]]},"references-count":51,"alternative-id":["10.1145\/2540708.2540726","10.1145\/2540708"],"URL":"https:\/\/doi.org\/10.1145\/2540708.2540726","relation":{},"subject":[],"published":{"date-parts":[[2013,12,7]]},"assertion":[{"value":"2013-12-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}