{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T08:05:46Z","timestamp":1767859546169,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":30,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,12,7]],"date-time":"2013-12-07T00:00:00Z","timestamp":1386374400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100004926","name":"Texas Higher Education Coordinating Board","doi-asserted-by":"publisher","award":["010115-0079-2009"],"award-info":[{"award-number":["010115-0079-2009"]}],"id":[{"id":"10.13039\/100004926","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000143","name":"Division of Computing and Communication Foundations","doi-asserted-by":"publisher","award":["CCF-1216604, CCF-1012127"],"award-info":[{"award-number":["CCF-1216604, CCF-1012127"]}],"id":[{"id":"10.13039\/100000143","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,12,7]]},"DOI":"10.1145\/2540708.2540733","type":"proceedings-article","created":{"date-parts":[[2013,12,17]],"date-time":"2013-12-17T13:36:21Z","timestamp":1387287381000},"page":"284-296","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":57,"title":["Insertion and promotion for tree-based PseudoLRU last-level caches"],"prefix":"10.1145","author":[{"given":"Daniel A.","family":"Jim\u00e9nez","sequence":"first","affiliation":[{"name":"Texas A&M University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2013,12,7]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"The Homiletic Review. Funk & Wagnalls 1931 no. v. 102. The Homiletic Review . Funk & Wagnalls 1931 no. v. 102."},{"key":"e_1_3_2_1_2_1","volume-title":"1st JILP workshop on computer architecture competitions (JWAC-1) cache replacement championship,\" http:\/\/www.jilp.org\/jwac-1\/","author":"Alameldeen A. R.","unstructured":"A. R. Alameldeen , A. Jaleel , M. Qureshi , and J. Emer , \" 1st JILP workshop on computer architecture competitions (JWAC-1) cache replacement championship,\" http:\/\/www.jilp.org\/jwac-1\/ . A. R. Alameldeen, A. Jaleel, M. Qureshi, and J. Emer, \"1st JILP workshop on computer architecture competitions (JWAC-1) cache replacement championship,\" http:\/\/www.jilp.org\/jwac-1\/."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1147\/sj.52.0078"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379259"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/363095.363141"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.43"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669154"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264212"},{"key":"e_1_3_2_1_9_1","volume-title":"Genetic Algorithms in Search, Optimization, and Machine Learning","author":"Goldberg D. E.","year":"1989","unstructured":"D. E. Goldberg , Genetic Algorithms in Search, Optimization, and Machine Learning , 1 st ed. Addison-Wesley Professional , January 1989 . D. E. Goldberg, Genetic Algorithms in Search, Optimization, and Machine Learning, 1st ed. Addison-Wesley Professional, January 1989.","edition":"1"},{"key":"e_1_3_2_1_10_1","volume-title":"July","author":"Gomez F.","year":"2001","unstructured":"F. Gomez , D. Burger , and R. Miikkulainen , \" A neuroevolution method for dynamic resource allocation on a chip multiprocessor,\" in Proceedings of the International Joint Conference on Neural Networks (IJCNN-01) , July 2001 . F. Gomez, D. Burger, and R. Miikkulainen, \"A neuroevolution method for dynamic resource allocation on a chip multiprocessor,\" in Proceedings of the International Joint Conference on Neural Networks (IJCNN-01), July 2001."},{"key":"e_1_3_2_1_11_1","volume-title":"The Cache Memory Book","author":"Handy J.","year":"1993","unstructured":"J. Handy , The Cache Memory Book . Academic Press , 1993 . J. Handy, The Cache Memory Book. Academic Press, 1993."},{"key":"e_1_3_2_1_12_1","volume-title":"Benchmarking and Simulation (MoBS 2008)","author":"Jaleel A.","year":"2008","unstructured":"A. Jaleel , R. S. Cohn , C.-K. Luk , and B. Jacob , \" CMP$im: A pin-based on-the-fly single\/multi-core cache simulator,\" in Proceedings of the Fourth Annual Workshop on Modeling , Benchmarking and Simulation (MoBS 2008) , June 2008 . A. Jaleel, R. S. Cohn, C.-K. Luk, and B. Jacob, \"CMP$im: A pin-based on-the-fly single\/multi-core cache simulator,\" in Proceedings of the Fourth Annual Workshop on Modeling, Benchmarking and Simulation (MoBS 2008), June 2008."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815971"},{"key":"e_1_3_2_1_14_1","first-page":"245","volume-title":"Cache replacement based on reuse-distance prediction,\" in In Proceedings of the 25th International Conference on Computer Design (ICCD-2007)","author":"Keramidas G.","year":"2007","unstructured":"G. Keramidas , P. Petoumenos , and S. Kaxiras , \" Cache replacement based on reuse-distance prediction,\" in In Proceedings of the 25th International Conference on Computer Design (ICCD-2007) , 2007 , pp. 245 -- 250 . G. Keramidas, P. Petoumenos, and S. Kaxiras, \"Cache replacement based on reuse-distance prediction,\" in In Proceedings of the 25th International Conference on Computer Design (ICCD-2007), 2007, pp. 245--250."},{"key":"e_1_3_2_1_15_1","volume-title":"October","author":"Khan S. M.","year":"2010","unstructured":"S. M. Khan and D. A. Jim\u00e9nez , \" Insertion policy selection using decision tree analysis,\" in In Proceedings of the 28th IEEE International Conference on Computer Design (ICCD-2010) , October 2010 . S. M. Khan and D. A. Jim\u00e9nez, \"Insertion policy selection using decision tree analysis,\" in In Proceedings of the 28th IEEE International Conference on Computer Design (ICCD-2010), October 2010."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.24"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.70816"},{"key":"e_1_3_2_1_18_1","volume-title":"Double-dip: Augmenting dip with adaptive promotion policies to manage shared l2 caches,\" in Proceedings of the 2nd Workshop on Chip Multiprocessor Memory Systems and Interconnects (CMP-MSI)","author":"Kron J. D.","year":"2008","unstructured":"J. D. Kron , B. Prumo , and G. H. Loh , \" Double-dip: Augmenting dip with adaptive promotion policies to manage shared l2 caches,\" in Proceedings of the 2nd Workshop on Chip Multiprocessor Memory Systems and Interconnects (CMP-MSI) , 2008 . J. D. Kron, B. Prumo, and G. H. Loh, \"Double-dip: Augmenting dip with adaptive promotion policies to manage shared l2 caches,\" in Proceedings of the 2nd Workshop on Chip Multiprocessor Memory Systems and Interconnects (CMP-MSI), 2008."},{"key":"e_1_3_2_1_19_1","volume-title":"Tech. Rep.","author":"Levine D.","year":"1996","unstructured":"D. Levine , \"Users guide to the pgapack parallel genetic algorithm library,\" Argonne National Laboratory Report ANL-95\/18 , Tech. Rep. , January 1996 . D. Levine, \"Users guide to the pgapack parallel genetic algorithm library,\" Argonne National Laboratory Report ANL-95\/18, Tech. Rep., January 1996."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771793"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1088\/1475-7516\/2011\/04\/023"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669139"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250734.1250746"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/885651.781076"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250709"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.5"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.20"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"e_1_3_2_1_29_1","volume-title":"CPU 2006","author":"SPEC","year":"2006","unstructured":"SPEC CPU 2006 , http:\/\/www.spec.org\/cpu 2006 . Standard Performance Evaluation Corporation , August 2006. SPEC CPU 2006, http:\/\/www.spec.org\/cpu2006. Standard Performance Evaluation Corporation, August 2006."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555778"}],"event":{"name":"MICRO-46: The 46th Annual IEEE\/ACM International Symposium on Microarchitecture","location":"Davis California","acronym":"MICRO-46","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE CS"]},"container-title":["Proceedings of the 46th Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2540708.2540733","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2540708.2540733","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:10:23Z","timestamp":1750234223000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2540708.2540733"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,12,7]]},"references-count":30,"alternative-id":["10.1145\/2540708.2540733","10.1145\/2540708"],"URL":"https:\/\/doi.org\/10.1145\/2540708.2540733","relation":{},"subject":[],"published":{"date-parts":[[2013,12,7]]},"assertion":[{"value":"2013-12-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}