{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T01:42:40Z","timestamp":1773193360036,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":35,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,12,7]],"date-time":"2013-12-07T00:00:00Z","timestamp":1386374400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,12,7]]},"DOI":"10.1145\/2540708.2540741","type":"proceedings-article","created":{"date-parts":[[2013,12,17]],"date-time":"2013-12-17T13:36:21Z","timestamp":1387287381000},"page":"383-394","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":123,"title":["Large-reach memory management unit caches"],"prefix":"10.1145","author":[{"given":"Abhishek","family":"Bhattacharjee","sequence":"first","affiliation":[{"name":"Rutgers University"}]}],"member":"320","published-online":{"date-parts":[[2013,12,7]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Andrea Arcangeli \"Transparent Hugepage Support \" KVM Forum 2010.  Andrea Arcangeli \"Transparent Hugepage Support \" KVM Forum 2010."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815970"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000101"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485943"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1346281.1346286"},{"key":"e_1_3_2_1_6_1","volume-title":"Shared Last-Level TLBs for Chip Multiprocessors,\" HPCA","author":"Bhattacharjee A.","year":"2010","unstructured":"A. Bhattacharjee , D. Lustig , and M. Martonosi , \" Shared Last-Level TLBs for Chip Multiprocessors,\" HPCA , 2010 . A. Bhattacharjee, D. Lustig, and M. Martonosi, \"Shared Last-Level TLBs for Chip Multiprocessors,\" HPCA, 2010."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.26"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736060"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/214451.214455"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2150998"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2150982"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155638"},{"key":"e_1_3_2_1_15_1","unstructured":"Intel Corporation \"Intel Developer's Manual \" 2012.  Intel Corporation \"Intel Developer's Manual \" 2012."},{"key":"e_1_3_2_1_16_1","volume-title":"Characterization of Workloads Using Instrumentation-Driven Simulation - A Pin-based Memory Characterization of the SPEC CPU2000 and SPEC CPU2006 Benchmark Suites,\" VSSAD Technical Report","author":"Jaleel A.","year":"2007","unstructured":"A. Jaleel , \"Memory Characterization of Workloads Using Instrumentation-Driven Simulation - A Pin-based Memory Characterization of the SPEC CPU2000 and SPEC CPU2006 Benchmark Suites,\" VSSAD Technical Report , 2007 . A. Jaleel, \"Memory Characterization of Workloads Using Instrumentation-Driven Simulation - A Pin-based Memory Characterization of the SPEC CPU2000 and SPEC CPU2006 Benchmark Suites,\" VSSAD Technical Report, 2007."},{"key":"e_1_3_2_1_17_1","volume-title":"Last Level Cache (LLC) Performance of Data Mining Workloads on a CMP - A Case Study of Parallel Bioinformatics Workloads,\" International Symposium on High Performance Computer Architecture","author":"Jaleel A.","year":"2006","unstructured":"A. Jaleel , M. Mattina , and B. Jacob , \" Last Level Cache (LLC) Performance of Data Mining Workloads on a CMP - A Case Study of Parallel Bioinformatics Workloads,\" International Symposium on High Performance Computer Architecture , 2006 . A. Jaleel, M. Mattina, and B. Jacob, \"Last Level Cache (LLC) Performance of Data Mining Workloads on a CMP - A Case Study of Parallel Bioinformatics Workloads,\" International Symposium on High Performance Computer Architecture, 2006."},{"key":"e_1_3_2_1_18_1","volume-title":"Going the Distance for TLB Prefetching: An Application-Driven Study,\" ISCA","author":"Kandiraju G.","year":"2002","unstructured":"G. Kandiraju and A. Sivasubramaniam , \" Going the Distance for TLB Prefetching: An Application-Driven Study,\" ISCA , 2002 . G. Kandiraju and A. Sivasubramaniam, \"Going the Distance for TLB Prefetching: An Application-Driven Study,\" ISCA, 2002."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1261393"},{"key":"e_1_3_2_1_20_1","volume-title":"Lofti-Kamran et al., \"Scale-Out Processors,\" ISCA","author":"P.","year":"2012","unstructured":"P. Lofti-Kamran et al., \"Scale-Out Processors,\" ISCA , 2012 . P. Lofti-Kamran et al., \"Scale-Out Processors,\" ISCA, 2012."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155673"},{"key":"e_1_3_2_1_22_1","volume-title":"CACTI 6.0: A Tool to Model Large Caches,\" Micro","author":"Muralimanohar N.","year":"2007","unstructured":"N. Muralimanohar , R. Balasubramonian , and N. Jouppi , \" CACTI 6.0: A Tool to Model Large Caches,\" Micro , 2007 . N. Muralimanohar, R. Balasubramonian, and N. Jouppi, \"CACTI 6.0: A Tool to Model Large Caches,\" Micro, 2007."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165127"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1060289.1060299"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.32"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.30"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.224419"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/224056.224078"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339666"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555766"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/195473.195531"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/224056.224071"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-93799-9_5"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155672"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485944"}],"event":{"name":"MICRO-46: The 46th Annual IEEE\/ACM International Symposium on Microarchitecture","location":"Davis California","acronym":"MICRO-46","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE CS"]},"container-title":["Proceedings of the 46th Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2540708.2540741","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2540708.2540741","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:10:23Z","timestamp":1750234223000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2540708.2540741"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,12,7]]},"references-count":35,"alternative-id":["10.1145\/2540708.2540741","10.1145\/2540708"],"URL":"https:\/\/doi.org\/10.1145\/2540708.2540741","relation":{},"subject":[],"published":{"date-parts":[[2013,12,7]]},"assertion":[{"value":"2013-12-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}