{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T11:48:33Z","timestamp":1763466513020,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":52,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,12,7]],"date-time":"2013-12-07T00:00:00Z","timestamp":1386374400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100002418","name":"Intel Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100002418","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,12,7]]},"DOI":"10.1145\/2540708.2540742","type":"proceedings-article","created":{"date-parts":[[2013,12,17]],"date-time":"2013-12-17T13:36:21Z","timestamp":1387287381000},"page":"395-407","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":21,"title":["Efficient management of last-level caches in graphics processors for 3D scene rendering workloads"],"prefix":"10.1145","author":[{"given":"Jayesh","family":"Gaur","sequence":"first","affiliation":[{"name":"Intel Architecture Group, Bangalore, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Raghuram","family":"Srinivasan","sequence":"additional","affiliation":[{"name":"The Ohio State University, Columbus, OH"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sreenivas","family":"Subramoney","sequence":"additional","affiliation":[{"name":"Intel Architecture Group, Bangalore, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mainak","family":"Chaudhuri","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology, Kanpur, India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2013,12,7]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/258694.258725"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1147\/sj.52.0078"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370860"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669164"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPC.2000.846581"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/279358.279372"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/192161.192194"},{"key":"e_1_3_2_1_9_1","volume-title":"Microprocessor Report","author":"Demler M.","year":"2013","unstructured":"M. Demler . Iris Pro Takes On Discrete GPUs . In Microprocessor Report , September 9, 2013 . M. Demler. Iris Pro Takes On Discrete GPUs. In Microprocessor Report, September 9, 2013."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.44"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000075"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/166117.166147"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264152"},{"key":"e_1_3_2_1_14_1","unstructured":"M. Harris. Dynamic Texturing. Available at http:\/\/developer.download.nvidia.com\/assets\/gamedev\/docs\/DynamicTexturing.pdf.  M. Harris. Dynamic Texturing. Available at http:\/\/developer.download.nvidia.com\/assets\/gamedev\/docs\/DynamicTexturing.pdf."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/545215.545239"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/311534.311583"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/285305.285321"},{"key":"e_1_3_2_1_18_1","unstructured":"Intel Core i7-3770 Processor. http:\/\/ark.intel.com\/products\/65719\/.  Intel Core i7-3770 Processor. http:\/\/ark.intel.com\/products\/65719\/."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815971"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454145"},{"key":"e_1_3_2_1_21_1","volume-title":"Intel's Ivy Bridge Graphics Architecture","author":"Kanter D.","year":"2012","unstructured":"D. Kanter . Intel's Ivy Bridge Graphics Architecture . April 2012 . Available at http:\/\/www.realworldtech.com\/ivy-bridge-gpu\/. D. Kanter. Intel's Ivy Bridge Graphics Architecture. April 2012. Available at http:\/\/www.realworldtech.com\/ivy-bridge-gpu\/."},{"key":"e_1_3_2_1_22_1","volume-title":"Intel's Sandy Bridge Graphics Architecture","author":"Kanter D.","year":"2011","unstructured":"D. Kanter . Intel's Sandy Bridge Graphics Architecture . August 2011 . Available at http:\/\/www.realworldtech.com\/sandy-bridge-gpu\/. D. Kanter. Intel's Sandy Bridge Graphics Architecture. August 2011. Available at http:\/\/www.realworldtech.com\/sandy-bridge-gpu\/."},{"key":"e_1_3_2_1_23_1","first-page":"175","volume-title":"Proceedings of the 43rd International Symposium on Microarchitecture","author":"Khan S.","year":"2010","unstructured":"S. Khan , Y. Tian , and D. A. Jim\u00e8nez . Dead Block Replacement and Bypass with a Sampling Predictor . In Proceedings of the 43rd International Symposium on Microarchitecture , pages 175 -- 186 , December 2010 . S. Khan, Y. Tian, and D. A. Jim\u00e8nez. Dead Block Replacement and Bypass with a Sampling Predictor. In Proceedings of the 43rd International Symposium on Microarchitecture, pages 175--186, December 2010."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854333"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.70816"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/258694.258711"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379259"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168947"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771793"},{"volume-title":"Introduction to 3D Game Programming with DirectX 10","author":"Luna F. D.","key":"e_1_3_2_1_30_1","unstructured":"F. D. Luna . Introduction to 3D Game Programming with DirectX 10 . Wordware Publishing Inc .. F. D. Luna. Introduction to 3D Game Programming with DirectX 10. Wordware Publishing Inc.."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.5555\/2337159.2337208"},{"key":"e_1_3_2_1_32_1","volume-title":"AMD Graphic Core Next: Low Power High Performance Graphics & Parallel Compute. In Symposium on High-Performance Graphics","author":"Mantor M.","year":"2011","unstructured":"M. Mantor and M. Houston . AMD Graphic Core Next: Low Power High Performance Graphics & Parallel Compute. In Symposium on High-Performance Graphics , August 2011 . M. Mantor and M. Houston. AMD Graphic Core Next: Low Power High Performance Graphics & Parallel Compute. In Symposium on High-Performance Graphics, August 2011."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1147\/sj.92.0078"},{"key":"e_1_3_2_1_34_1","volume-title":"Design Tradeoffs in the Kepler Architecture. In Symposium on High-Perf. Graphics","author":"Molner S.","year":"2012","unstructured":"S. Molner . Design Tradeoffs in the Kepler Architecture. In Symposium on High-Perf. Graphics , August 2012 . S. Molner. Design Tradeoffs in the Kepler Architecture. In Symposium on High-Perf. Graphics, August 2012."},{"key":"e_1_3_2_1_35_1","volume-title":"ATI Radeon HyperZ Technology. In SIGGRAPH\/EUROGRAPHICS Workshop on Graphics Hardware","author":"Morein S.","year":"2000","unstructured":"S. Morein . ATI Radeon HyperZ Technology. In SIGGRAPH\/EUROGRAPHICS Workshop on Graphics Hardware , August 2000 . S. Morein. ATI Radeon HyperZ Technology. In SIGGRAPH\/EUROGRAPHICS Workshop on Graphics Hardware, August 2000."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/1111411.1111448"},{"key":"e_1_3_2_1_37_1","unstructured":"E. Persson. Depth In-depth. Available at http:\/\/developer.amd.com\/media\/gpu_assets\/Depth_in-depth.pdf.  E. Persson. Depth In-depth. Available at http:\/\/developer.amd.com\/media\/gpu_assets\/Depth_in-depth.pdf."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/258734.258791"},{"key":"e_1_3_2_1_39_1","volume-title":"Intel Processor Graphics. In Symposium on High-Performance Graphics","author":"Piazza T.","year":"2012","unstructured":"T. Piazza . Intel Processor Graphics. In Symposium on High-Performance Graphics , August 2012 . T. Piazza. Intel Processor Graphics. In Symposium on High-Performance Graphics, August 2012."},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250709"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000073"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/38.491183"},{"key":"e_1_3_2_1_44_1","volume-title":"Intel Iris Pro 5200 Graphics Review: Core i7-4950HQ Tested","author":"Shimpi A. L.","year":"2013","unstructured":"A. L. Shimpi . Intel Iris Pro 5200 Graphics Review: Core i7-4950HQ Tested . June 2013 . Available at http:\/\/www.anandtech.com\/show\/6993\/intel-iris-pro-5200-graphics-review-core-i74950hq-tested. A. L. Shimpi. Intel Iris Pro 5200 Graphics Review: Core i7-4950HQ Tested. June 2013. Available at http:\/\/www.anandtech.com\/show\/6993\/intel-iris-pro-5200-graphics-review-core-i74950hq-tested."},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/237170.237274"},{"key":"e_1_3_2_1_46_1","unstructured":"Unigine: Real-time 3D Engine. http:\/\/unigine.com.  Unigine: Real-time 3D Engine. http:\/\/unigine.com."},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/277830.277898"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/800059.801126"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.24"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155671"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555778"},{"key":"e_1_3_2_1_52_1","first-page":"264","volume-title":"Proceedings of the International Solid-State Circuits Conference","author":"Yuffe M.","year":"2011","unstructured":"M. Yuffe A Fully Integrated Multi-CPU, GPU, and Memory Controller 32 nm Processor . In Proceedings of the International Solid-State Circuits Conference , pages 264 -- 266 , February 2011 . M. Yuffe et al. A Fully Integrated Multi-CPU, GPU, and Memory Controller 32 nm Processor. In Proceedings of the International Solid-State Circuits Conference, pages 264--266, February 2011."},{"key":"e_1_3_2_1_53_1","unstructured":"3D Mark Benchmark. http:\/\/www.3dmark.com\/.  3D Mark Benchmark. http:\/\/www.3dmark.com\/."}],"event":{"name":"MICRO-46: The 46th Annual IEEE\/ACM International Symposium on Microarchitecture","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE CS"],"location":"Davis California","acronym":"MICRO-46"},"container-title":["Proceedings of the 46th Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2540708.2540742","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2540708.2540742","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:10:23Z","timestamp":1750234223000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2540708.2540742"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,12,7]]},"references-count":52,"alternative-id":["10.1145\/2540708.2540742","10.1145\/2540708"],"URL":"https:\/\/doi.org\/10.1145\/2540708.2540742","relation":{},"subject":[],"published":{"date-parts":[[2013,12,7]]},"assertion":[{"value":"2013-12-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}