{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,13]],"date-time":"2025-10-13T09:06:13Z","timestamp":1760346373052,"version":"3.41.0"},"reference-count":42,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2013,12,1]],"date-time":"2013-12-01T00:00:00Z","timestamp":1385856000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100004963","name":"Seventh Framework Programme","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004963","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Spanish MEC and European Commission FEDER funds","award":["\u201cTIN2012-31345\u201d and \u201cTIN2012-38341-C04-03.\u201d"],"award-info":[{"award-number":["\u201cTIN2012-31345\u201d and \u201cTIN2012-38341-C04-03.\u201d"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2013,12]]},"abstract":"<jats:p>The traditional performance cost benefits we have enjoyed for decades from technology scaling are challenged by several critical constraints including reliability. Increases in static and dynamic variations are leading to higher probability of parametric and wear-out failures and are elevating reliability into a prime design constraint. In particular, SRAM cells used to build caches that dominate the processor area are usually minimum sized and more prone to failure. It is therefore of paramount importance to develop effective methodologies that facilitate the exploration of reliability techniques for caches.<\/jats:p>\n          <jats:p>\n            To this end, we present an analytical model that can determine for a given cache configuration, address trace, and random probability of permanent cell failure the exact expected miss rate and its standard deviation when blocks with faulty bits are disabled. What distinguishes our model is that it is fully analytical, it avoids the use of fault maps, and yet, it is both exact and simpler than previous approaches. The analytical model is used to produce the miss-rate trends (\n            <jats:italic>expected miss-rate<\/jats:italic>\n            ) for future technology nodes for both uncorrelated and clustered faults. Some of the key findings based on the proposed model are (i) block disabling has a negligible impact on the\n            <jats:italic>expected miss-rate<\/jats:italic>\n            unless probability of failure is equal or greater than 2.6e-4, (ii) the fault map methodology can accurately calculate the\n            <jats:italic>expected miss-rate<\/jats:italic>\n            as long as 1,000 to 10,000 fault maps are used, and (iii) the\n            <jats:italic>expected miss-rate<\/jats:italic>\n            for execution of parallel applications increases with the number of threads and is more pronounced for a given probability of failure as compared to sequential execution.\n          <\/jats:p>","DOI":"10.1145\/2541228.2541236","type":"journal-article","created":{"date-parts":[[2014,1,2]],"date-time":"2014-01-02T13:09:43Z","timestamp":1388668183000},"page":"1-23","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["Modeling the impact of permanent faults in caches"],"prefix":"10.1145","volume":"10","author":[{"given":"Daniel","family":"S\u00e1nchez","sequence":"first","affiliation":[{"name":"University of Murcia1, Murcia, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yiannakis","family":"Sazeides","sequence":"additional","affiliation":[{"name":"University of Cyprus, Nicosia, Cyprus"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Juan M.","family":"Cebri\u00e1n","sequence":"additional","affiliation":[{"name":"University of Murcia, Murcia, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jos\u00e9 M.","family":"Garc\u00eda","sequence":"additional","affiliation":[{"name":"University of Murcia, Murcia, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Juan L.","family":"Arag\u00f3n","sequence":"additional","affiliation":[{"name":"University of Murcia, Murcia, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2013,12]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/63404.63407"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146928"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669127"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.782564"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775920"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283792"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.982424"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629915"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2089568"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.462.0235"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.40842"},{"volume-title":"Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design. 995--1001","author":"Ishihara T.","key":"e_1_2_1_14_1","unstructured":"Ishihara , T. and Fallah , F . 2005. A cache-defect-aware code placement algorithm for improving the performance of processors . In Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design. 995--1001 . Ishihara, T. and Fallah, F. 2005. A cache-defect-aware code placement algorithm for improving the performance of processors. In Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design. 995--1001."},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914328"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1543753.1543757"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.277291"},{"volume-title":"Proceedings of the IEEE International Symposium on Performance Analysis of Systems Software. 223--234","author":"Ladas N.","key":"e_1_2_1_18_1","unstructured":"Ladas , N. , Sazeides , Y. , and Desmet , V . 2010. Performance-effective operation below Vcc-min . In Proceedings of the IEEE International Symposium on Performance Analysis of Systems Software. 223--234 . Ladas, N., Sazeides, Y., and Desmet, V. 2010. Performance-effective operation below Vcc-min. In Proceedings of the IEEE International Symposium on Performance Analysis of Systems Software. 223--234."},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.516.0639"},{"volume-title":"Proceedings of the 25th International Conference on Computer Design. 216--223","author":"Lee H.","key":"e_1_2_1_20_1","unstructured":"Lee , H. , Cho , S. , and Childers , B. R . 2007a. Exploring the interplay of yield, area, and performance in processor caches . In Proceedings of the 25th International Conference on Computer Design. 216--223 . Lee, H., Cho, S., and Childers, B. R. 2007a. Exploring the interplay of yield, area, and performance in processor caches. In Proceedings of the 25th International Conference on Computer Design. 216--223."},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2007.81"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2019608.2019616"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105747"},{"volume-title":"Proceedings of the 1st Workshop on High Performance Computing Reliability Issues, in Conjunction with HPCA'05","author":"McNairy C.","key":"e_1_2_1_25_1","unstructured":"McNairy , C. and Mayfield , J . 2005. Montecito error protection and mitigation . In Proceedings of the 1st Workshop on High Performance Computing Reliability Issues, in Conjunction with HPCA'05 . McNairy, C. and Mayfield, J. 2005. Montecito error protection and mitigation. In Proceedings of the 1st Workshop on High Performance Computing Reliability Issues, in Conjunction with HPCA'05."},{"volume-title":"Proceedings of the Design, Automation, and Test Conference in Europe. 1011--1016","author":"Nassif S. R.","key":"e_1_2_1_26_1","unstructured":"Nassif , S. R. , Mehta , N. , and Cao , Y . 2010. A resilience roadmap . In Proceedings of the Design, Automation, and Test Conference in Europe. 1011--1016 . Nassif, S. R., Mehta, N., and Cao, Y. 2010. A resilience roadmap. In Proceedings of the Design, Automation, and Test Conference in Europe. 1011--1016."},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/800046.801645"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.210168"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.5555\/1302494.1302862"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2011.5994538"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.5555\/832299.836546"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.21141"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2007.52"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1983.12619"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.462.0213"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.122"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908005"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.22"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223990"},{"volume-title":"Proceedings of the Symposium on VLSI Circuits. 288--291","author":"Yamaoka M.","key":"e_1_2_1_40_1","unstructured":"Yamaoka , M. , Osada , K. , Tsuchiya , R. , Horiuchi , M. , Kimura , S. , and Kawahara , T . 2004. Low power SRAM menu for SOC application using Yin-Yang-feedback memory cell technology . In Proceedings of the Symposium on VLSI Circuits. 288--291 . Yamaoka, M., Osada, K., Tsuchiya, R., Horiuchi, M., Kimura, S., and Kawahara, T. 2004. Low power SRAM menu for SOC application using Yin-Yang-feedback memory cell technology. In Proceedings of the Symposium on VLSI Circuits. 288--291."},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/359461.359475"},{"volume-title":"Proceedings of the Symposium on VLSI Circuits. 294--295","author":"Zhang K.","key":"e_1_2_1_42_1","unstructured":"Zhang , K. , Bhattacharya , U. , Chen , Z. , Hamzaoglu , F. , Murray , D. , Vallepalli , N. , Wang , Y. , Zheng , B. , and Bohr , M . 2004. SRAM design on 65nm CMOS technology with integrated leakage reduction scheme . In Proceedings of the Symposium on VLSI Circuits. 294--295 . Zhang, K., Bhattacharya, U., Chen, Z., Hamzaoglu, F., Murray, D., Vallepalli, N., Wang, Y., Zheng, B., and Bohr, M. 2004. SRAM design on 65nm CMOS technology with integrated leakage reduction scheme. In Proceedings of the Symposium on VLSI Circuits. 294--295."}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2541228.2541236","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2541228.2541236","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:09:55Z","timestamp":1750234195000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2541228.2541236"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,12]]},"references-count":42,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2013,12]]}},"alternative-id":["10.1145\/2541228.2541236"],"URL":"https:\/\/doi.org\/10.1145\/2541228.2541236","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"type":"print","value":"1544-3566"},{"type":"electronic","value":"1544-3973"}],"subject":[],"published":{"date-parts":[[2013,12]]},"assertion":[{"value":"2013-02-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2013-07-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2013-12-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}