{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:20:35Z","timestamp":1750306835410,"version":"3.41.0"},"reference-count":44,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2013,12,1]],"date-time":"2013-12-01T00:00:00Z","timestamp":1385856000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2013,12]]},"abstract":"<jats:p>Adaptive microarchitectures are a promising solution for designing high-performance, power-efficient microprocessors. They offer the ability to tailor computational resources to the specific requirements of different programs or program phases. They have the potential to adapt the hardware cost-effectively at runtime to any application\u2019s needs. However, one of the key challenges is how to dynamically determine the best architecture configuration at any given time, for any new workload.<\/jats:p>\n          <jats:p>This article proposes a novel control mechanism based on a predictive model for microarchitectural adaptivity control. This model is able to efficiently control adaptivity by monitoring the behaviour of an application\u2019s different phases at runtime. We show that by using this model on SPEC 2000, we double the energy\/performance efficiency of the processor when compared to the best static configuration tuned for the whole benchmark suite. This represents 74% of the improvement available if we know the best microarchitecture for each program phase ahead of time. In addition, we present an extended analysis of the best configurations found and show that the overheads associated with the implementation of our scheme have a negligible impact on performance and power.<\/jats:p>","DOI":"10.1145\/2541228.2541238","type":"journal-article","created":{"date-parts":[[2014,1,2]],"date-time":"2014-01-02T13:09:43Z","timestamp":1388668183000},"page":"1-28","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":13,"title":["Dynamic microarchitectural adaptation using machine learning"],"prefix":"10.1145","volume":"10","author":[{"given":"Christophe","family":"Dubach","sequence":"first","affiliation":[{"name":"University of Edinburgh"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Timothy M.","family":"Jones","sequence":"additional","affiliation":[{"name":"University of Cambridge"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Edwin V.","family":"Bonilla","sequence":"additional","affiliation":[{"name":"NICTA &amp; Australian National University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2013,12]]},"reference":[{"volume-title":"Proceedings of the 21st International Conference on Computer Design (ICCD\u201903)","author":"Abella J.","key":"e_1_2_1_1_1","unstructured":"Abella , J. and Gonz\u00e1lez , A . 2003. On reducing register pressure and energy in multiple-banked register files . In Proceedings of the 21st International Conference on Computer Design (ICCD\u201903) . 14. Abella, J. and Gonz\u00e1lez, A. 2003. On reducing register pressure and energy in multiple-banked register files. In Proceedings of the 21st International Conference on Computer Design (ICCD\u201903). 14."},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/279358.279397"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360153"},{"key":"e_1_2_1_4_1","volume-title":"Proceedings of the IASTED Conference on Parallel and Distributed Computing and Systems. 617--662","author":"Beyls K.","year":"2001","unstructured":"Beyls , K. and D\u2019Hollander , E. H. 2001 . Reuse distance as a metric for cache behavior . In Proceedings of the IASTED Conference on Parallel and Distributed Computing and Systems. 617--662 Beyls, K. and D\u2019Hollander, E. H. 2001. Reuse distance as a metric for cache behavior. In Proceedings of the IASTED Conference on Parallel and Distributed Computing and Systems. 617--662"},{"volume-title":"Pattern Recognition and Machine Learning (Information Science and Statistics)","author":"Bishop C. M.","key":"e_1_2_1_5_1","unstructured":"Bishop , C. M. 2006. Pattern Recognition and Machine Learning (Information Science and Statistics) . Springer-Verlag , New York . Bishop, C. M. 2006. Pattern Recognition and Machine Learning (Information Science and Statistics). Springer-Verlag, New York."},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771801"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339657"},{"key":"e_1_2_1_8_1","doi-asserted-by":"crossref","unstructured":"Burger D. and Austin T. 1997. The simplescalar tool set version 2.0. Tech. rep. TR-1342. University of Wisconsin.  Burger D. and Austin T. 1997. The simplescalar tool set version 2.0. Tech. rep. TR-1342. University of Wisconsin.","DOI":"10.1145\/268806.268810"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/368122.368807"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.21"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.25"},{"volume-title":"Proceedings of the 29th Annual International Symposium on Computer Architecture. 233--244","author":"Dhodapkar A.","key":"e_1_2_1_12_1","unstructured":"Dhodapkar , A. and Smith , J . 2002. Managing multi-configuration hardware via dynamic working set analysis . In Proceedings of the 29th Annual International Symposium on Computer Architecture. 233--244 . Dhodapkar, A. and Smith, J. 2002. Managing multi-configuration hardware via dynamic working set analysis. In Proceedings of the 29th Annual International Symposium on Computer Architecture. 233--244."},{"volume-title":"Proceedings of the 36th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201936)","author":"Dhodapkar A. S.","key":"e_1_2_1_13_1","unstructured":"Dhodapkar , A. S. and Smith , J. E . 2003. Comparing program phase detection techniques . In Proceedings of the 36th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201936) . 217. Dhodapkar, A. S. and Smith, J. E. 2003. Comparing program phase detection techniques. In Proceedings of the 36th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201936). 217."},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/781131.781159"},{"key":"e_1_2_1_15_1","unstructured":"Dropsho S. Buyuktosunoglu A. Balasubramonian R. Albonesi D. H. Dwarkadas S. Semerano G. Magklis G. and Scott M. L. 2002. Integrating adaptive on-chip storage structures for reduced dynamic power. Tech. rep. University of Rochester.   Dropsho S. Buyuktosunoglu A. Balasubramonian R. Albonesi D. H. Dwarkadas S. Semerano G. Magklis G. and Scott M. L. 2002. Integrating adaptive on-chip storage structures for reduced dynamic power. Tech. rep. University of Rochester."},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.26"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.14"},{"volume-title":"Proceedings of the 9th International Symposium on Asynchronous Circuits and Systems. 46--55","author":"Efthymiou A.","key":"e_1_2_1_18_1","unstructured":"Efthymiou , A. and Garside , J . 2003. Adaptive pipeline structures for speculation control . In Proceedings of the 9th International Symposium on Asynchronous Circuits and Systems. 46--55 . Efthymiou, A. and Garside, J. 2003. Adaptive pipeline structures for speculation control. In Proceedings of the 9th International Symposium on Asynchronous Circuits and Systems. 46--55."},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379266"},{"volume-title":"Proceedings of the 36th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO 36)","author":"Hartstein A.","key":"e_1_2_1_20_1","unstructured":"Hartstein , A. and Puzak , T. R . 2003. Optimum power\/performance pipeline depth . In Proceedings of the 36th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO 36) . 117. Hartstein, A. and Puzak, T. R. 2003. Optimum power\/performance pipeline depth. In Proceedings of the 36th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO 36). 117."},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.869367"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/781131.781137"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859637"},{"volume-title":"Proceedings of the 34th Annual ACM\/IEEE International Symposium on Microarchitecture (MICRO 34)","author":"Hughes C.","key":"e_1_2_1_24_1","unstructured":"Hughes , C. , Srinivasan , J. , and Adve , S . 2001. Saving energy with architectural and frequency adaptations for multimedia applications . In Proceedings of the 34th Annual ACM\/IEEE International Symposium on Microarchitecture (MICRO 34) . 250--261. Hughes, C., Srinivasan, J., and Adve, S. 2001. Saving energy with architectural and frequency adaptations for multimedia applications. In Proceedings of the 34th Annual ACM\/IEEE International Symposium on Microarchitecture (MICRO 34). 250--261."},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168882"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250686"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.30"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/571637.571639"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.6"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669137"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168881"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1346281.1346288"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.27"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339673"},{"volume-title":"Proceedings of the 34th Annual ACM\/IEEE International Symposium on Microarchitecture (MICRO 34)","author":"Ponomarev D.","key":"e_1_2_1_35_1","unstructured":"Ponomarev , D. , Kucuk , G. , and Ghose , K . 2001. Reducing power requirements of instruction scheduling through dynamic allocation of multiple datapath resources . In Proceedings of the 34th Annual ACM\/IEEE International Symposium on Microarchitecture (MICRO 34) . 90--101. Ponomarev, D., Kucuk, G., and Ghose, K. 2001. Reducing power requirements of instruction scheduling through dynamic allocation of multiple datapath resources. In Proceedings of the 34th Annual ACM\/IEEE International Symposium on Microarchitecture (MICRO 34). 90--101."},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.5"},{"volume-title":"Proceedings of the IEEE International Solid-State Circuits Conference. 138--589","author":"Royannez P.","key":"e_1_2_1_37_1","unstructured":"Royannez , P. , Mair , H. , Dahan , F. , Wagner , M. , Streeter , M. , Bouetel , L. , Blasquez , J. , Clasen , H. , Semino , G. , Dong , J. , Scott , D. , Pitts , B. , Raibaut , C. , and Ko , U . 2005. 90nm low leakage SoC design techniques for wireless applications . In Proceedings of the IEEE International Solid-State Circuits Conference. 138--589 . Royannez, P., Mair, H., Dahan, F., Wagner, M., Streeter, M., Bouetel, L., Blasquez, J., Clasen, H., Semino, G., Dong, J., Scott, D., Pitts, B., Raibaut, C., and Ko, U. 2005. 90nm low leakage SoC design techniques for wireless applications. In Proceedings of the IEEE International Solid-State Circuits Conference. 138--589."},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859667"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024414"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859657"},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391666"},{"key":"e_1_2_1_42_1","unstructured":"Tarjan D. Thoziyoor S. and Jouppi N. P. 2006. Cacti 4.0. Tech. rep. HPL-2006-86. HP Laboratories Palo Alto CA.  Tarjan D. Thoziyoor S. and Jouppi N. P. 2006. Cacti 4.0. Tech. rep. HPL-2006-86. HP Laboratories Palo Alto CA."},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250703"},{"key":"e_1_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2005.7"}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2541228.2541238","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2541228.2541238","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:09:55Z","timestamp":1750234195000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2541228.2541238"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,12]]},"references-count":44,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2013,12]]}},"alternative-id":["10.1145\/2541228.2541238"],"URL":"https:\/\/doi.org\/10.1145\/2541228.2541238","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"type":"print","value":"1544-3566"},{"type":"electronic","value":"1544-3973"}],"subject":[],"published":{"date-parts":[[2013,12]]},"assertion":[{"value":"2013-02-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2013-07-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2013-12-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}