{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:20:55Z","timestamp":1750306855881,"version":"3.41.0"},"reference-count":47,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2014,1,1]],"date-time":"2014-01-01T00:00:00Z","timestamp":1388534400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["J. Emerg. Technol. Comput. Syst."],"published-print":{"date-parts":[[2014,1]]},"abstract":"<jats:p>Density and regularity are deemed as the major advantages of nanoarray architectures based on nanowires. Literature demonstrated that proper reliability analyzes must be performed and solutions have to be devised to improve nanoarrays yield. Their complexity and high-fault probability claim for specific design automation tools able to explore circuit solutions, performance and fault-tolerant approaches.<\/jats:p>\n          <jats:p>We envision a simulator conceived to carry on characterizations in terms of logic behavior, defect-induced output error rate assessment, switching activity, power and timing performance. Though already existing for traditional technology, a simulator based on specific technological and topological tiled nanoarray descriptions, and conceived to join both device and architecture levels, has never been attempted at the degree of accuracy we present.<\/jats:p>\n          <jats:p>Our contribution is twofold. First, marking a difference with respect to the state of the art, we developed an algorithm based on an event-driven engine which works at switch level and is not simply built on top of cost functions evaluations. The straightforward advantage is the possibility to follow the evolution of dynamic control sequences throughout all the inner components of the nanoarray, and, as a consequence, to obtain circuit level characterization as a projection of the real internal parameters.<\/jats:p>\n          <jats:p>Second, we added to our simulator the capability to inject faults with specific statistical distributions associated to the nanoarray topology. Here we extract output error rates and yield for one of the possible nanoarray structures proposed in literature, the NASIC. Results specificity and accuracy demonstrate the simulator trustworthiness, its effectiveness for extensive nanoarrays characterization and its suitability as a foundation for both higher architectural and lower device simulation levels.<\/jats:p>\n          <jats:p>The aim of this work, then, is to provide insights into the intertwined relation between actual technology and circuit design for these emerging fabrics, and, as a consequence, to clarify how defects and variability affect circuits and systems performance.<\/jats:p>","DOI":"10.1145\/2541882","type":"journal-article","created":{"date-parts":[[2014,1,14]],"date-time":"2014-01-14T13:39:57Z","timestamp":1389706797000},"page":"1-20","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Nanoarray architectures multilevel simulation"],"prefix":"10.1145","volume":"10","author":[{"given":"Stefano","family":"Frache","sequence":"first","affiliation":[{"name":"Politecnico di Torino, Torino (TO), Italy"}]},{"given":"Mariagrazia","family":"Graziano","sequence":"additional","affiliation":[{"name":"Politecnico di Torino, Torino (TO), Italy"}]},{"given":"Maurizio","family":"Zamboni","sequence":"additional","affiliation":[{"name":"Politecnico di Torino, Torino (TO), Italy"}]}],"member":"320","published-online":{"date-parts":[[2014,1,13]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2008.2009416"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/1266366.1266487"},{"volume-title":"Proceedings of the 19th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","author":"Awais M.","key":"e_1_2_1_3_1","unstructured":"Awais , M. , Vacca , M. , Graziano , M. , and Masera , G . 2012. Fft implementation using QCA . In Proceedings of the 19th IEEE International Conference on Electronics, Circuits and Systems (ICECS) , Seville, Spain. IEEE, 741--744. Awais, M., Vacca, M., Graziano, M., and Masera, G. 2012. Fft implementation using QCA. In Proceedings of the 19th IEEE International Conference on Electronics, Circuits and Systems (ICECS), Seville, Spain. IEEE, 741--744."},{"key":"e_1_2_1_4_1","first-page":"10","article-title":"Quantum dot Cellular automata check node implementation for ldpc decoders","volume":"99","author":"Awais M.","year":"2013","unstructured":"Awais , M. , Vacca , M. , Graziano , M. , Ruo Roch , M. , and Masera , G. 2013 . Quantum dot Cellular automata check node implementation for ldpc decoders . IEEE Trans. Nanotech. 99 , 10 . Awais, M., Vacca, M., Graziano, M., Ruo Roch, M., and Masera, G. 2013. Quantum dot Cellular automata check node implementation for ldpc decoders. IEEE Trans. Nanotech. 99, 10.","journal-title":"IEEE Trans. Nanotech."},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/988952.988980"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jmmm.2012.04.045"},{"key":"e_1_2_1_7_1","unstructured":"Compa\u00f1o R. Molenkamp L. and Paul D. J. 2000. Technology roadmap for nanoelectronics. European Commission Microelectronics Advanced Research Initiative MEL-ARI NANO http:\/\/www.cordis.ln\/esprit\/src\/melari\/.htm.  Compa\u00f1o R. Molenkamp L. and Paul D. J. 2000. Technology roadmap for nanoelectronics. European Commission Microelectronics Advanced Research Initiative MEL-ARI NANO http:\/\/www.cordis.ln\/esprit\/src\/melari\/.htm."},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2220455"},{"key":"e_1_2_1_9_1","volume-title":"Proceedings of the 1st Workshop on Non-Silicon Computations (NSC-1).","author":"Dehon A.","year":"2002","unstructured":"Dehon , A. 2002 . Array based architectures for molecular electronics . In Proceedings of the 1st Workshop on Non-Silicon Computations (NSC-1). Dehon, A. 2002. Array based architectures for molecular electronics. In Proceedings of the 1st Workshop on Non-Silicon Computations (NSC-1)."},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1084748.1084750"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2008.07.072"},{"volume-title":"Proceedings of the 2012 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH)","author":"Frache S.","key":"e_1_2_1_12_1","unstructured":"Frache , S. , Chiabrando , D. , Graziano , M. , Riente , F. , Turvani , G. , and Zamboni , M . 2012. Topolinano: Nanoarchitectures design made real . In Proceedings of the 2012 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH) ( Amsterdam, The Netherlands). IEEE, 160--167. Frache, S., Chiabrando, D., Graziano, M., Riente, F., Turvani, G., and Zamboni, M. 2012. Topolinano: Nanoarchitectures design made real. In Proceedings of the 2012 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH) (Amsterdam, The Netherlands). IEEE, 160--167."},{"volume-title":"Proceedings of the 28th IEEE International Conference on Computer Design (ICCD 2010)","author":"Frache S.","key":"e_1_2_1_13_1","unstructured":"Frache , S. , Graziano , M. , and Zamboni , M . 2010. A flexible simulation methodology and tool for nanoarray-based architectures . In Proceedings of the 28th IEEE International Conference on Computer Design (ICCD 2010) (Amsterdam, The Netherlands). IEEE, 60--67. Frache, S., Graziano, M., and Zamboni, M. 2010. A flexible simulation methodology and tool for nanoarray-based architectures. In Proceedings of the 28th IEEE International Conference on Computer Design (ICCD 2010) (Amsterdam, The Netherlands). IEEE, 60--67."},{"volume-title":"Proceedings of the International Conference on Nanotechnology","author":"Graziano M.","key":"e_1_2_1_14_1","unstructured":"Graziano , M. , Chiolerio , A. , and Zamboni , M . 2009. A technology aware magnetic QCA NCL-HDL architecture . In Proceedings of the International Conference on Nanotechnology ( Genova, Italy). 763--766. Graziano, M., Chiolerio, A., and Zamboni, M. 2009. A technology aware magnetic QCA NCL-HDL architecture. In Proceedings of the International Conference on Nanotechnology (Genova, Italy). 763--766."},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2504774"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.98"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2011.2118229"},{"volume-title":"Proceedings of the Design, Automation and Test in Europe (DATE'06)","author":"He C.","key":"e_1_2_1_18_1","unstructured":"He , C. and Jacome , M . 2006. RAS-NANO: A reliability-aware synthesis framework for reconfigurable nanofabrics . In Proceedings of the Design, Automation and Test in Europe (DATE'06) . 1--6. He, C. and Jacome, M. 2006. RAS-NANO: A reliability-aware synthesis framework for reconfigurable nanofabrics. In Proceedings of the Design, Automation and Test in Europe (DATE'06). 1--6."},{"key":"e_1_2_1_19_1","doi-asserted-by":"crossref","unstructured":"Huang Y. Duan X. Cui Y. Lauhon L. J. Kim K.-H. and Lieber C. M. 2001. Logic gates and computation from assembled nanowire building blocks. Science 294 5545 1313--1317.  Huang Y. Duan X. Cui Y. Lauhon L. J. Kim K.-H. and Lieber C. M. 2001. Logic gates and computation from assembled nanowire building blocks. Science 294 5545 1313--1317.","DOI":"10.1126\/science.1066192"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2008.154"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/4\/1\/004"},{"key":"e_1_2_1_22_1","volume-title":"CMOL: A New Concept for Nanoelectronics. S. Pietroburgo, Russia.","author":"Likharev K. K.","year":"2004","unstructured":"Likharev , K. K. 2004 . CMOL: A New Concept for Nanoelectronics. S. Pietroburgo, Russia. Likharev, K. K. 2004. CMOL: A New Concept for Nanoelectronics. S. Pietroburgo, Russia."},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1196\/annals.1292.010"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1088\/0022-3727\/39\/21\/R01"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1002\/1439-7641(20020617)3:6<519::AID-CPHC519>3.0.CO;2-2"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2046257"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.907839"},{"key":"e_1_2_1_28_1","unstructured":"Moritz C. A. and Wang T. 2004. Latching on the wire and pipelining in nanoscale designs. In NSC-3. 1--7.  Moritz C. A. and Wang T. 2004. Latching on the wire and pipelining in nanoscale designs. In NSC-3. 1--7."},{"key":"e_1_2_1_29_1","volume-title":"Proceedings of the 6th IEEE Conference on Nanotechnology (IEEE-NANO","author":"Moritz C. A.","year":"2006","unstructured":"Moritz , C. A. and Wang , T . 2006. Towards defect-tolerant nanoscale architectures . In Proceedings of the 6th IEEE Conference on Nanotechnology (IEEE-NANO 2006 ). 331--334. Moritz, C. A. and Wang, T. 2006. Towards defect-tolerant nanoscale architectures. In Proceedings of the 6th IEEE Conference on Nanotechnology (IEEE-NANO 2006). 331--334."},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1186\/1556-276X-7-113"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2009.5226357"},{"key":"e_1_2_1_32_1","volume-title":"Proceedings of 9th IEEE Conference on Nanotechnology (IEEE-NANO","author":"Narayanan P.","year":"2009","unstructured":"Narayanan , P. , Park , K. W. , Chui , C. O. , and Moritz , C . 2009. Manufacturing pathway and associated challenges for nanoscale computational systems . In Proceedings of 9th IEEE Conference on Nanotechnology (IEEE-NANO 2009 ). 119--122. Narayanan, P., Park, K. W., Chui, C. O., and Moritz, C. 2009. Manufacturing pathway and associated challenges for nanoscale computational systems. In Proceedings of 9th IEEE Conference on Nanotechnology (IEEE-NANO 2009). 119--122."},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2008.92"},{"key":"e_1_2_1_34_1","volume-title":"Proceedings of the 2nd IEEE International Nanoelectronics Conference (INEC","author":"Narayanan P.","year":"2008","unstructured":"Narayanan , P. , Wang , T. , Leuchtenburg , M. , and Moritz , C . 2008b. Comparison of analog and digital nanosystems: Issues for the nano-architect . In Proceedings of the 2nd IEEE International Nanoelectronics Conference (INEC 2008 ). 1003--1008. Narayanan, P., Wang, T., Leuchtenburg, M., and Moritz, C. 2008b. Comparison of analog and digital nanosystems: Issues for the nano-architect. In Proceedings of the 2nd IEEE International Nanoelectronics Conference (INEC 2008). 1003--1008."},{"volume-title":"Proceedings of the 8th IEEE Conference on Nanotechnology (NANO'08)","author":"Narayanan P.","key":"e_1_2_1_35_1","unstructured":"Narayanan , P. , Wang , T. , Leuchtenburg , M. , and Moritz , C. A . 2008c. Image processing architecture for semiconductor nanowire based fabrics . In Proceedings of the 8th IEEE Conference on Nanotechnology (NANO'08) . 677--680. Narayanan, P., Wang, T., Leuchtenburg, M., and Moritz, C. A. 2008c. Image processing architecture for semiconductor nanowire based fabrics. In Proceedings of the 8th IEEE Conference on Nanotechnology (NANO'08). 677--680."},{"volume-title":"Proceeding of the 2011 IEEE 4th International Nanoelectronics Conference (INEC). 1--2.","author":"Pulimeno A.","key":"e_1_2_1_36_1","unstructured":"Pulimeno , A. , Graziano , M. , Abrardi , C. , Demarchi , D. , and Piccinini , G . 2011. Molecular QCA: A write-in system based on electric fields . In Proceeding of the 2011 IEEE 4th International Nanoelectronics Conference (INEC). 1--2. Pulimeno, A., Graziano, M., Abrardi, C., Demarchi, D., and Piccinini, G. 2011. Molecular QCA: A write-in system based on electric fields. In Proceeding of the 2011 IEEE 4th International Nanoelectronics Conference (INEC). 1--2."},{"key":"e_1_2_1_37_1","first-page":"7","article-title":"Towards a molecular QCA wire: Simulation of write-in and read-out systems","volume":"1","author":"Pulimeno A.","year":"2012","unstructured":"Pulimeno , A. , Graziano , M. , Demarchi , D. , and Piccinini , G. 2012 a. Towards a molecular QCA wire: Simulation of write-in and read-out systems . In Solid-State Electronics. Elsevier 1 , 7 . Pulimeno, A., Graziano, M., Demarchi, D., and Piccinini, G. 2012a. Towards a molecular QCA wire: Simulation of write-in and read-out systems. In Solid-State Electronics. Elsevier 1, 7.","journal-title":"Solid-State Electronics. Elsevier"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2148183"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2013.2261824"},{"key":"e_1_2_1_40_1","doi-asserted-by":"crossref","unstructured":"Rueckes T. Kim K. Joselevich E. Tseng G. Y. Cheung C. L. and Lieber C. M. 2000. Carbon nanotube-based nonvolatile random access memory for molecular computing. Science 289 5476 94--97.  Rueckes T. Kim K. Joselevich E. Tseng G. Y. Cheung C. L. and Lieber C. M. 2000. Carbon nanotube-based nonvolatile random access memory for molecular computing. Science 289 5476 94--97.","DOI":"10.1126\/science.289.5476.94"},{"key":"e_1_2_1_41_1","volume-title":"International Technology Roadmap of Semiconductors","author":"Semiconductor Industry Association 2010.","year":"2010","unstructured":"Semiconductor Industry Association 2010. International Technology Roadmap of Semiconductors , 2010 Update . http:\/\/public.itrs.net. Semiconductor Industry Association 2010. International Technology Roadmap of Semiconductors, 2010 Update. http:\/\/public.itrs.net."},{"key":"e_1_2_1_42_1","first-page":"8","article-title":"Nanomagnetic logic microprocessor: Hierarchical power model","volume":"8","author":"Vacca M.","year":"2012","unstructured":"Vacca , M. , Graziano , M. , and Zamboni , M. 2012 . Nanomagnetic logic microprocessor: Hierarchical power model . IEEE Trans. Very Large Scale Integ. (VLSI) Syst. 8 , 8 . Vacca, M., Graziano, M., and Zamboni, M. 2012. Nanomagnetic logic microprocessor: Hierarchical power model. IEEE Trans. Very Large Scale Integ. (VLSI) Syst. 8, 8.","journal-title":"IEEE Trans. Very Large Scale Integ. (VLSI) Syst."},{"volume-title":"Proceedings of the Bipolar\/BiCMOS Circuits and Technology Meeting (BCTM'07)","author":"Wang K.","key":"e_1_2_1_43_1","unstructured":"Wang , K. , Khitun , A. , and Galatsis , K . 2007. More than moore's law: Nanofabrics and architectures . In Proceedings of the Bipolar\/BiCMOS Circuits and Technology Meeting (BCTM'07) . IEEE. 139--143. Wang, K., Khitun, A., and Galatsis, K. 2007. More than moore's law: Nanofabrics and architectures. In Proceedings of the Bipolar\/BiCMOS Circuits and Technology Meeting (BCTM'07). IEEE. 139--143."},{"key":"e_1_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2008.2007645"},{"key":"e_1_2_1_45_1","volume-title":"Proceedings of the 2nd IEEE International Nanoelectronics Conference (INEC","author":"Wang T.","year":"2008","unstructured":"Wang , T. , Narayanan , P. , Leuchtenburg , M. , and Moritz , C . 2008. (NASICs): A nanoscale fabric for nanoscale microprocessors . In Proceedings of the 2nd IEEE International Nanoelectronics Conference (INEC 2008 ). 989--994. Wang, T., Narayanan, P., Leuchtenburg, M., and Moritz, C. 2008. (NASICs): A nanoscale fabric for nanoscale microprocessors. In Proceedings of the 2nd IEEE International Nanoelectronics Conference (INEC 2008). 989--994."},{"key":"e_1_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-006-0550-z"},{"key":"e_1_2_1_47_1","volume-title":"Proceedings of the 19th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT","author":"Zhang S.","year":"2004","unstructured":"Zhang , S. , Choi , M. , and Park , N . 2004. Modeling yield of carbon-nanotube\/silicon-nanowire FET-based nanoarray architecture with h-hot addressing scheme . In Proceedings of the 19th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT 2004 ). 356--364. Zhang, S., Choi, M., and Park, N. 2004. Modeling yield of carbon-nanotube\/silicon-nanowire FET-based nanoarray architecture with h-hot addressing scheme. In Proceedings of the 19th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT 2004). 356--364."}],"container-title":["ACM Journal on Emerging Technologies in Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2541882","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2541882","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:10:27Z","timestamp":1750234227000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2541882"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,1]]},"references-count":47,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2014,1]]}},"alternative-id":["10.1145\/2541882"],"URL":"https:\/\/doi.org\/10.1145\/2541882","relation":{},"ISSN":["1550-4832","1550-4840"],"issn-type":[{"type":"print","value":"1550-4832"},{"type":"electronic","value":"1550-4840"}],"subject":[],"published":{"date-parts":[[2014,1]]},"assertion":[{"value":"2012-04-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2012-08-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2014-01-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}