{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,17]],"date-time":"2026-10-17T19:26:41Z","timestamp":1792265201135,"version":"4.4.0"},"publisher-location":"New York, NY, USA","reference-count":73,"publisher":"ACM","license":[{"start":{"date-parts":[[2014,2,24]],"date-time":"2014-02-24T00:00:00Z","timestamp":1393200000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,2,24]]},"DOI":"10.1145\/2541940.2541957","type":"proceedings-article","created":{"date-parts":[[2014,2,25]],"date-time":"2014-02-25T08:21:11Z","timestamp":1393316471000},"page":"455-470","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":70,"title":["NVM duet"],"prefix":"10.1145","author":[{"given":"Ren-Shuo","family":"Liu","sequence":"first","affiliation":[{"name":"National Taiwan University, Taipei, Taiwan Roc"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"De-Yu","family":"Shen","sequence":"additional","affiliation":[{"name":"National Taiwan University, Taipei, Taiwan Roc"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chia-Lin","family":"Yang","sequence":"additional","affiliation":[{"name":"National Taiwan University, Taipei, Taiwan Roc"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shun-Chih","family":"Yu","sequence":"additional","affiliation":[{"name":"National Taiwan University, Taipei, Taiwan Roc"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Cheng-Yuan Michael","family":"Wang","sequence":"additional","affiliation":[{"name":"Macronix International Co., Ltd., Hsinchu, Taiwan Roc"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2014,2,24]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"SNIA non volatile memory (NVM) programming technical work group (TWG). http:\/\/snia.org\/forums\/sssi\/nvmp.  SNIA non volatile memory (NVM) programming technical work group (TWG). http:\/\/snia.org\/forums\/sssi\/nvmp."},{"key":"e_1_3_2_1_2_1","unstructured":"JESD218A: Solid-state drive (SSD) requirements and endurance test method Feb. 2011.  JESD218A: Solid-state drive (SSD) requirements and endurance test method Feb. 2011."},{"key":"e_1_3_2_1_3_1","unstructured":"Process integration devices and structures (PIDS). Technical report ITRS 2012.  Process integration devices and structures (PIDS). Technical report ITRS 2012."},{"key":"e_1_3_2_1_4_1","volume-title":"NVMW","author":"Awasthi M.","year":"2011"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168941"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485961"},{"key":"e_1_3_2_1_7_1","volume-title":"HotOS","author":"Bailey K.","year":"2011"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523240"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2006439"},{"key":"e_1_3_2_1_10_1","volume-title":"USENIX ATC","author":"Bellard F.","year":"2005"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378623"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.33"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2151017"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2212908.2212915"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669157"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176872"},{"key":"e_1_3_2_1_17_1","volume-title":"VLSIC","author":"Close G. F.","year":"2011"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950380"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629589"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540745"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.38"},{"key":"e_1_3_2_1_22_1","unstructured":"T. Happ and J. B. Philipp. Resistive memory including selective refresh operation. U.S. Patent Application No. 2008\/0117704 A1 2008.  T. Happ and J. B. Philipp. Resistive memory including selective refresh operation. U.S. Patent Application No. 2008\/0117704 A1 2008."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155642"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736023"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.10"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169027"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228406"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2464996.2465005"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2008.4588577"},{"key":"e_1_3_2_1_30_1","volume-title":"ISCA","author":"Kim Y.","year":"2012"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557176"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378619"},{"key":"e_1_3_2_1_34_1","volume-title":"ISCA","author":"Liu J.","year":"2012"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485928"},{"key":"e_1_3_2_1_36_1","volume-title":"FAST","author":"Liu R.-S.","year":"2012"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488939"},{"key":"e_1_3_2_1_38_1","unstructured":"H.-L. Lung. Refresh circuitry for phase change memory. U.S. Patent Application No. 2011\/0013446 A1 2011.  H.-L. Lung. Refresh circuitry for phase change memory. U.S. Patent Application No. 2011\/0013446 A1 2011."},{"key":"e_1_3_2_1_40_1","volume-title":"NVMW","author":"Moraru I.","year":"2013"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/2524211.2524216"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.5555\/2016802.2016836"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4418973"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/2480362.2480660"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168954"},{"key":"e_1_3_2_1_46_1","unstructured":"W. D. Parkinson and T. A. Lowrey. Refreshing memory cells of a phase change material memory device. U.S. Patent Application No. 2004\/0022085 A1 2004.  W. D. Parkinson and T. A. Lowrey. Refreshing memory cells of a phase change material memory device. U.S. Patent Application No. 2004\/0022085 A1 2004."},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024954"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155658"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669117"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416645"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.5555\/2014698.2014882"},{"key":"e_1_3_2_1_53_1","volume-title":"ISCA","author":"Qureshi M. K.","year":"2012"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2011.18"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.524.0465"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540712"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815980"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1816014"},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.46"},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485960"},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.5555\/2014698.2014895"},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155659"},{"key":"e_1_3_2_1_64_1","volume-title":"FAST","author":"Venkataraman S.","year":"2011"},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950379"},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1145\/2500727.2500732"},{"key":"e_1_3_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063436"},{"key":"e_1_3_2_1_68_1","volume-title":"ISQED","author":"Xu W.","year":"2010"},{"key":"e_1_3_2_1_69_1","volume-title":"WDDD","author":"Yeo S.","year":"2012"},{"key":"e_1_3_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.5555\/2014698.2014881"},{"key":"e_1_3_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2007.363733"},{"key":"e_1_3_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522326"},{"key":"e_1_3_2_1_73_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2011.5958219"},{"key":"e_1_3_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555759"}],"event":{"name":"ASPLOS '14: Architectural Support for Programming Languages and Operating Systems","location":"Salt Lake City Utah USA","acronym":"ASPLOS '14","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGOPS ACM Special Interest Group on Operating Systems","SIGARCH ACM Special Interest Group on Computer Architecture","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 19th international conference on Architectural support for programming languages and operating systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2541940.2541957","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2541940.2541957","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:10:27Z","timestamp":1750219827000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2541940.2541957"}},"subtitle":["unified working memory and persistent store architecture"],"short-title":[],"issued":{"date-parts":[[2014,2,24]]},"references-count":73,"alternative-id":["10.1145\/2541940.2541957","10.1145\/2541940"],"URL":"https:\/\/doi.org\/10.1145\/2541940.2541957","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/2654822.2541957","asserted-by":"object"},{"id-type":"doi","id":"10.1145\/2644865.2541957","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2014,2,24]]},"assertion":[{"value":"2014-02-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}