{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:47:42Z","timestamp":1772164062797,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":47,"publisher":"ACM","license":[{"start":{"date-parts":[[2014,2,24]],"date-time":"2014-02-24T00:00:00Z","timestamp":1393200000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,2,24]]},"DOI":"10.1145\/2541940.2541978","type":"proceedings-article","created":{"date-parts":[[2014,2,25]],"date-time":"2014-02-25T08:21:11Z","timestamp":1393316471000},"page":"623-638","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":11,"title":["Speculative hardware\/software co-designed floating-point multiply-add fusion"],"prefix":"10.1145","author":[{"given":"Marc","family":"Lupon","sequence":"first","affiliation":[{"name":"Intel Barcelona Research Center, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Enric","family":"Gibert","sequence":"additional","affiliation":[{"name":"Intel Barcelona Research Center, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Grigorios","family":"Magklis","sequence":"additional","affiliation":[{"name":"Intel Barcelona Research Center, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sridhar","family":"Samudrala","sequence":"additional","affiliation":[{"name":"work performed while at Intel Corporation, Austin, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ra\u00fal","family":"Mart\u00ednez","sequence":"additional","affiliation":[{"name":"Intel Barcelona Research Center, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kyriakos","family":"Stavrou","sequence":"additional","affiliation":[{"name":"Intel Barcelona Research Center, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David R.","family":"Ditzel","sequence":"additional","affiliation":[{"name":"work performed while at Intel Corporation, Santa Clara, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2014,2,24]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"754","author":"Floating-Point Arithmetic IEEE","year":"2008","unstructured":"IEEE Standard for Floating-Point Arithmetic . IEEE Std 754 , 2008 . IEEE Standard for Floating-Point Arithmetic. IEEE Std 754, 2008.","journal-title":"IEEE Std"},{"key":"e_1_3_2_1_2_1","unstructured":"http:\/\/www.microquill.com\/smartheap\/.  http:\/\/www.microquill.com\/smartheap\/."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.139"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2581122.2544142"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2005.22"},{"key":"e_1_3_2_1_6_1","volume-title":"Dinechin. A Mixed-Precision Fused Multiply and Add. In 45th Asilomar Conference on Signals, Systems and Computers","author":"Brunie N.","year":"2011","unstructured":"N. Brunie , F. de Dinechin , and B. de Dinechin. A Mixed-Precision Fused Multiply and Add. In 45th Asilomar Conference on Signals, Systems and Computers , 2011 . N. Brunie, F. de Dinechin, and B. de Dinechin. A Mixed-Precision Fused Multiply and Add. In 45th Asilomar Conference on Signals, Systems and Computers, 2011."},{"key":"e_1_3_2_1_7_1","volume-title":"White paper","author":"Buros B.","year":"2008","unstructured":"B. Buros , E. Stahl , P. Wong , C. Skawratananond , and D. Jones . An Assessment of Leadership Performance with POWER6 Processors and Red Hat Enterprise Linux 5.1 . In White paper , 2008 . B. Buros, E. Stahl, P. Wong, C. Skawratananond, and D. Jones. An Assessment of Leadership Performance with POWER6 Processors and Red Hat Enterprise Linux 5.1. In White paper, 2008."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.23"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.33"},{"issue":"8","key":"e_1_3_2_1_10_1","first-page":"28","article-title":"The Failure of an Offshore Platform","volume":"19","author":"Collins M.","year":"1997","unstructured":"M. Collins , F. J. Vecchio , R. G. Selby , and P. R. Gupta . The Failure of an Offshore Platform . Concrete Internationa Detroit , 19 ( 8 ): 28 -- 35 , 1997 . M. Collins, F. J. Vecchio, R. G. Selby, and P. R. Gupta. The Failure of an Offshore Platform. Concrete Internationa Detroit, 19(8):28--35, 1997.","journal-title":"Concrete Internationa Detroit"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.23"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/776261.776263"},{"key":"e_1_3_2_1_13_1","volume-title":"Microarchitecture. Hot Chips: A Symposium on High Performance Chips, 18","author":"Doweck J.","year":"2006","unstructured":"J. Doweck . Inside the Core? Microarchitecture. Hot Chips: A Symposium on High Performance Chips, 18 , 2006 . J. Doweck. Inside the Core? Microarchitecture. Hot Chips: A Symposium on High Performance Chips, 18, 2006."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.931892"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/563998.564003"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2011.26"},{"key":"e_1_3_2_1_17_1","unstructured":"GNU project http:\/\/gcc.gnu.org\/gcc-4.7\/.  GNU project http:\/\/gcc.gnu.org\/gcc-4.7\/."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPDC.2012.15"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.5555\/579525"},{"key":"e_1_3_2_1_20_1","volume-title":"An Approach for Implementing Efficient Superscalar CISC Processors. In 12th Symposium on High-Performance Computer Architecture","author":"Hu S.","year":"2012","unstructured":"S. Hu , I. Kim , M. Lipasti , and J. Smith . An Approach for Implementing Efficient Superscalar CISC Processors. In 12th Symposium on High-Performance Computer Architecture , 2012 . S. Hu, I. Kim, M. Lipasti, and J. Smith. An Approach for Implementing Efficient Superscalar CISC Processors. In 12th Symposium on High-Performance Computer Architecture, 2012."},{"key":"e_1_3_2_1_21_1","unstructured":"Intel Corporation IntelR Architecture Instruction Set Extensions Programming Reference. Chapter 8: Intel Transactional Synchronization Extensions.  Intel Corporation IntelR Architecture Instruction Set Extensions Programming Reference. Chapter 8: Intel Transactional Synchronization Extensions."},{"key":"e_1_3_2_1_22_1","volume-title":"IntelR Advanced Vector Extensions 2 Programming Reference. www.intel.com","author":"Intel Corporation","year":"2013","unstructured":"Intel Corporation . IntelR Advanced Vector Extensions 2 Programming Reference. www.intel.com , 2013 . Intel Corporation. IntelR Advanced Vector Extensions 2 Programming Reference. www.intel.com, 2013."},{"key":"e_1_3_2_1_23_1","unstructured":"Intel Corporation http:\/\/software.intel.com\/en-us\/intelcompilers\/.  Intel Corporation http:\/\/software.intel.com\/en-us\/intelcompilers\/."},{"key":"e_1_3_2_1_24_1","series-title":"Lecture Notes on the Status of IEEE 754","volume-title":"IEEE Standard 754 for Binary Floating-Point Arithmetic","author":"Kahan W.","year":"1996","unstructured":"W. Kahan . IEEE Standard 754 for Binary Floating-Point Arithmetic . Lecture Notes on the Status of IEEE 754 , 1996 . W. Kahan. IEEE Standard 754 for Binary Floating-Point Arithmetic. Lecture Notes on the Status of IEEE 754, 1996."},{"key":"e_1_3_2_1_25_1","volume-title":"Transmeta Whitepaper","author":"Klaiber A.","year":"2000","unstructured":"A. Klaiber . The Technology Behind Crusoe Processors . Transmeta Whitepaper , 2000 . A. Klaiber. The Technology Behind Crusoe Processors. Transmeta Whitepaper, 2000."},{"key":"e_1_3_2_1_26_1","volume-title":"Transmeta Gets More Efficeon. Microprocessor Report, 17(10)","author":"Krewell K.","year":"2003","unstructured":"K. Krewell . Transmeta Gets More Efficeon. Microprocessor Report, 17(10) , 2003 . K. Krewell. Transmeta Gets More Efficeon. Microprocessor Report, 17(10), 2003."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/HiPC.2013.6799102"},{"key":"e_1_3_2_1_29_1","unstructured":"LLVM Project http:\/\/llvm.org\/docs\/LangRef.html\/.  LLVM Project http:\/\/llvm.org\/docs\/LangRef.html\/."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.5555\/2337159.2337221"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1257\/jel.37.2.633"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.341.0059"},{"key":"e_1_3_2_1_33_1","volume-title":"Handbook of Floating-Point Arithmetic","author":"Muller J.","year":"2009","unstructured":"J. Muller , N. Brisebarre , F. de Dinechin , C. Jeannerod , V. Lefevre , G. Melquiond , N. Revol , D. Stehle , and S. Torres . Handbook of Floating-Point Arithmetic . Birkhauser , 2009 . J. Muller, N. Brisebarre, F. de Dinechin, C. Jeannerod, V. Lefevre, G. Melquiond, N. Revol, D. Stehle, and S. Torres. Handbook of Floating-Point Arithmetic. Birkhauser, 2009."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.5555\/872021.872461"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736026"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.446.0873"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/2016604.2016629"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/2151024.2151046"},{"key":"e_1_3_2_1_39_1","volume-title":"Floating-Point Fused Multiply-Add Architectures. In 41st Asilomar Conference on Signals, Systems and Computers","author":"Quinnell E.","year":"2007","unstructured":"E. Quinnell , E. Swartzlander , and C. Lemonds . Floating-Point Fused Multiply-Add Architectures. In 41st Asilomar Conference on Signals, Systems and Computers , 2007 . E. Quinnell, E. Swartzlander, and C. Lemonds. Floating-Point Fused Multiply-Add Architectures. In 41st Asilomar Conference on Signals, Systems and Computers, 2007."},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2001944"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.5555\/998680.1006715"},{"key":"e_1_3_2_1_42_1","volume-title":"Workshop on Binary Translation","author":"Sathaye S.","year":"1999","unstructured":"S. Sathaye , J. L. P. Ledak , M. G. S. Kosonocky , J. Fritts , A. Bright , E. Altman , and C. Agricola . Boa: Targeting multigigahertz with binary translation . In Workshop on Binary Translation , 1999 . S. Sathaye, J. L. P. Ledak, M. G. S. Kosonocky, J. Fritts, A. Bright, E. Altman, and C. Agricola. Boa: Targeting multigigahertz with binary translation. In Workshop on Binary Translation, 1999."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.877948"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"issue":"4","key":"e_1_3_2_1_45_1","first-page":"11","article-title":"Roundoff error and the Patriot missile","volume":"25","author":"Skeel R.","year":"1992","unstructured":"R. Skeel . Roundoff error and the Patriot missile . SIAM News , 25 ( 4 ): 11 , 1992 . R. Skeel. Roundoff error and the Patriot missile. SIAM News, 25(4):11, 1992.","journal-title":"SIAM News"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2013.6494980"},{"key":"e_1_3_2_1_47_1","volume-title":"International Symposium on Code Generation and Optimization","author":"Wu Y.","year":"2011","unstructured":"Y. Wu , S. Hu , E. Borin , and C. Wang . A HW\/SW Co-Designed Heterogeneous Multi-Core Virtual Machine for Energy-Efficient General Purpose Computing . In International Symposium on Code Generation and Optimization , 2011 . Y. Wu, S. Hu, E. Borin, and C. Wang. A HW\/SW Co-Designed Heterogeneous Multi-Core Virtual Machine for Energy-Efficient General Purpose Computing. In International Symposium on Code Generation and Optimization, 2011."},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.5555\/998680.1006721"}],"event":{"name":"ASPLOS '14: Architectural Support for Programming Languages and Operating Systems","location":"Salt Lake City Utah USA","acronym":"ASPLOS '14","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGOPS ACM Special Interest Group on Operating Systems","SIGARCH ACM Special Interest Group on Computer Architecture","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 19th international conference on Architectural support for programming languages and operating systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2541940.2541978","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2541940.2541978","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:10:28Z","timestamp":1750219828000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2541940.2541978"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,2,24]]},"references-count":47,"alternative-id":["10.1145\/2541940.2541978","10.1145\/2541940"],"URL":"https:\/\/doi.org\/10.1145\/2541940.2541978","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/2644865.2541978","asserted-by":"object"},{"id-type":"doi","id":"10.1145\/2654822.2541978","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2014,2,24]]},"assertion":[{"value":"2014-02-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}