{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:16:20Z","timestamp":1763468180859,"version":"3.41.0"},"reference-count":42,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2013,12,1]],"date-time":"2013-12-01T00:00:00Z","timestamp":1385856000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000143","name":"Division of Computing and Communication Foundations","doi-asserted-by":"publisher","award":["CCF-1320074"],"award-info":[{"award-number":["CCF-1320074"]}],"id":[{"id":"10.13039\/100000143","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2013,12]]},"abstract":"<jats:p>Decreasing the traffic from the CPU LLC to main memory is a very important issue in modern systems. Recent work focuses on cache misses, overlooking the impact of writebacks on the total memory traffic, energy consumption, IPC, and so forth. Policies that foster a balanced approach, between reducing write traffic to memory and improving miss rates, can increase overall performance and improve energy efficiency and memory system lifetime for NVM memory technology, such as phase-change memory (PCM). We propose Adaptive Replacement and Insertion (ARI), an adaptive approach to last-level CPU cache management, optimizing the two parameters (miss rate and writeback rate) simultaneously. Our specific focus is to reduce writebacks as much as possible while maintaining or improving the miss rate relative to conventional LRU replacement policy. ARI reduces LLC writebacks by 33%, on average, while also decreasing misses by 4.7%, on average. In a typical system, this boosts IPC by 4.9%, on average, while decreasing energy consumption by 8.9%. These results are achieved with minimal hardware overheads.<\/jats:p>","DOI":"10.1145\/2543697","type":"journal-article","created":{"date-parts":[[2014,1,6]],"date-time":"2014-01-06T20:42:39Z","timestamp":1389040959000},"page":"1-19","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":17,"title":["ARI"],"prefix":"10.1145","volume":"10","author":[{"given":"Viacheslav V.","family":"Fedorov","sequence":"first","affiliation":[{"name":"Texas A&amp;M University"}]},{"given":"Sheng","family":"Qiu","sequence":"additional","affiliation":[{"name":"Texas A&amp;M University"}]},{"given":"A. L. Narasimha","family":"Reddy","sequence":"additional","affiliation":[{"name":"Texas A&amp;M University"}]},{"given":"Paul V.","family":"Gratz","sequence":"additional","affiliation":[{"name":"Texas A&amp;M University"}]}],"member":"320","published-online":{"date-parts":[[2013,12]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_2_1_2_1","unstructured":"Corbat\u00f3 F. J. 1968. A paging experiment with the multics system. Tech. rep. DTIC Document.  Corbat\u00f3 F. J. 1968. A paging experiment with the multics system. Tech. rep. DTIC Document."},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630086"},{"volume-title":"Proceedings of the Conference on Design, Automation and Test in Europe (DATE\u201910)","author":"Ferreira A. P.","key":"e_1_2_1_4_1","unstructured":"Ferreira , A. P. , Zhou , M. , Bock , S. , Childers , B. , Melhem , R. , and Moss\u00e9 , D . 2010. Increasing pcm main memory lifetime . In Proceedings of the Conference on Design, Automation and Test in Europe (DATE\u201910) . European Design and Automation Association, Belgium, 914--919. Ferreira, A. P., Zhou, M., Bock, S., Childers, B., Melhem, R., and Moss\u00e9, D. 2010. Increasing pcm main memory lifetime. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE\u201910). European Design and Automation Association, Belgium, 914--919."},{"volume-title":"Proceedings of the 1st JILP Workshop on Computer Architecture Competitions: Cache Replacement Championship (JWAC\u201910)","author":"Gao H.","key":"e_1_2_1_5_1","unstructured":"Gao , H. and Wilkerson , C . 2010. A dueling segmented LRU replacement algorithm with adaptive bypassing . In Proceedings of the 1st JILP Workshop on Computer Architecture Competitions: Cache Replacement Championship (JWAC\u201910) . Gao, H. and Wilkerson, C. 2010. A dueling segmented LRU replacement algorithm with adaptive bypassing. In Proceedings of the 1st JILP Workshop on Computer Architecture Competitions: Cache Replacement Championship (JWAC\u201910)."},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000075"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/800046.801647"},{"key":"e_1_2_1_8_1","volume-title":"International Technology Roadmap for Semiconductors (ITRS)","author":"International Technology Roadmap for Semiconductors (ITRS) Working Group","year":"2009","unstructured":"International Technology Roadmap for Semiconductors (ITRS) Working Group . 2009. International Technology Roadmap for Semiconductors (ITRS) , 2009 Edition . International Technology Roadmap for Semiconductors (ITRS) Working Group. 2009. International Technology Roadmap for Semiconductors (ITRS), 2009 Edition."},{"key":"e_1_2_1_9_1","volume-title":"Proceedings of the 1st JILP Worskhop on Computer Architecture Competitions: Cache Replacement Championship (JWAC\u201910)","author":"Ishii Y.","year":"2010","unstructured":"Ishii , Y. , Inaba , M. , Hiraki , K. , 2010 . Cache replacement policy using map-based adaptive insertion . In Proceedings of the 1st JILP Worskhop on Computer Architecture Competitions: Cache Replacement Championship (JWAC\u201910) . Ishii, Y., Inaba, M., Hiraki, K., et al. 2010. Cache replacement policy using map-based adaptive insertion. In Proceedings of the 1st JILP Worskhop on Computer Architecture Competitions: Cache Replacement Championship (JWAC\u201910)."},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.52"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815971"},{"volume-title":"Proceedings of the Conference on Design, Automation and Test in Europe (DATE\u201910)","author":"Janapsatya A.","key":"e_1_2_1_12_1","unstructured":"Janapsatya , A. , Ignjatovi\u0107 , A. , Peddersen , J. , and Parameswaran , S . 2010. Dueling clock: Adaptive cache replacement policy based on the clock algorithm . In Proceedings of the Conference on Design, Automation and Test in Europe (DATE\u201910) . European Design and Automation Association, Belgium, 920--925. Janapsatya, A., Ignjatovi\u0107, A., Peddersen, J., and Parameswaran, S. 2010. Dueling clock: Adaptive cache replacement policy based on the clock algorithm. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE\u201910). European Design and Automation Association, Belgium, 920--925."},{"volume-title":"Proceedings of the 2011 IEEE International Symposium on High Performance Computer Architecture (HPCA\u201911)","author":"Jiang X.","key":"e_1_2_1_13_1","unstructured":"Jiang , X. , Mishra , A. , Zhao , L. , Iyer , R. , Fang , Z. , Srinivasan , S. , Makineni , S. , Brett , P. , and Das , C. R . 2011. Access: Smart scheduling for asymmetric cache CMPs . In Proceedings of the 2011 IEEE International Symposium on High Performance Computer Architecture (HPCA\u201911) . 527--538. Jiang, X., Mishra, A., Zhao, L., Iyer, R., Fang, Z., Srinivasan, S., Makineni, S., Brett, P., and Das, C. R. 2011. Access: Smart scheduling for asymmetric cache CMPs. In Proceedings of the 2011 IEEE International Symposium on High Performance Computer Architecture (HPCA\u201911). 527--538."},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165154"},{"volume-title":"Proceedings of the 2010 IEEE International Conference on Computer Design (ICCD\u201910)","author":"Khan S.","key":"e_1_2_1_15_1","unstructured":"Khan , S. and Jim\u00e9nez , D. A . 2010. Insertion policy selection using decision tree analysis . In Proceedings of the 2010 IEEE International Conference on Computer Design (ICCD\u201910) . 106--111. Khan, S. and Jim\u00e9nez, D. A. 2010. Insertion policy selection using decision tree analysis. In Proceedings of the 2010 IEEE International Conference on Computer Design (ICCD\u201910). 106--111."},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.24"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.24"},{"key":"e_1_2_1_19_1","volume-title":"Technical Report TR-HPS-2010-007. High","author":"Lee C. J.","year":"2010","unstructured":"Lee , C. J. , Mutlu , O. , Ebrahimi , E. , Narasiman , V. , and Patt , Y. N . 2010 a. Dram-aware last-level cache replacement. Technical Report TR-HPS-2010-007. High Performance Systems Group, Department of Electrical and Computer Engineering, University of Texas at Austin. Lee, C. J., Mutlu, O., Ebrahimi, E., Narasiman, V., and Patt, Y. N. 2010a. Dram-aware last-level cache replacement. Technical Report TR-HPS-2010-007. High Performance Systems Group, Department of Electrical and Computer Engineering, University of Texas at Austin."},{"key":"e_1_2_1_20_1","volume-title":"Technical Report TR-HPS-2010-002. High","author":"Lee C. J.","year":"2010","unstructured":"Lee , C. J. , Mutlu , O. , Narasiman , V. , Ebrahimi , E. , and Patt , Y. N . 2010 b. Dram-aware last-level cache writeback: Reducing write-caused interference in memory systems. Technical Report TR-HPS-2010-002. High Performance Systems Group, Department of Electrical and Computer Engineering, University of Texas at Austin. Lee, C. J., Mutlu, O., Narasiman, V., Ebrahimi, E., and Patt, Y. N. 2010b. Dram-aware last-level cache writeback: Reducing write-caused interference in memory systems. Technical Report TR-HPS-2010-002. High Performance Systems Group, Department of Electrical and Computer Engineering, University of Texas at Austin."},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/301453.301487"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360132"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.25"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2012.2"},{"key":"e_1_2_1_25_1","volume-title":"Proceedings of the 1st JILP Worshop on Computer Architecture Competitions: Cache Replacement Championship (JWAC\u201910)","author":"Michaud P.","year":"2010","unstructured":"Michaud , P. 2010 . The 3p and 4p cache replacement policies . In Proceedings of the 1st JILP Worshop on Computer Architecture Competitions: Cache Replacement Championship (JWAC\u201910) . Michaud, P. 2010. The 3p and 4p cache replacement policies. In Proceedings of the 1st JILP Worshop on Computer Architecture Competitions: Cache Replacement Championship (JWAC\u201910)."},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.22"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1176760.1176789"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/781027.781076"},{"volume-title":"Proceedings of the 2010 IEEE 16th International Symposium on High Performance Computer Architecture (HPCA\u201910)","author":"Qureshi M. K.","key":"e_1_2_1_29_1","unstructured":"Qureshi , M. K. , Franceschini , M. M. , and Lastras-Montano , L. A . 2010. Improving read performance of phase change memories via write cancellation and write pausing . In Proceedings of the 2010 IEEE 16th International Symposium on High Performance Computer Architecture (HPCA\u201910) . 1--11. Qureshi, M. K., Franceschini, M. M., and Lastras-Montano, L. A. 2010. Improving read performance of phase change memories via write cancellation and write pausing. In Proceedings of the 2010 IEEE 16th International Symposium on High Performance Computer Architecture (HPCA\u201910). 1--11."},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250709"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669117"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.30"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995911"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1816014"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815972"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.7"},{"volume-title":"Proceedings of the 2012 39th Annual International Symposium on Computer Architecture (ISCA\u201912)","author":"Wang Z.","key":"e_1_2_1_39_1","unstructured":"Wang , Z. , Khan , S. M. , and Jim\u00e9nez , D. A . 2012. Improving writeback efficiency with decoupled last-write prediction . In Proceedings of the 2012 39th Annual International Symposium on Computer Architecture (ISCA\u201912) . 309--320. Wang, Z., Khan, S. M., and Jim\u00e9nez, D. A. 2012. Improving writeback efficiency with decoupled last-write prediction. In Proceedings of the 2012 39th Annual International Symposium on Computer Architecture (ISCA\u201912). 309--320."},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555761"},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378661"},{"volume-title":"Proceedings of the 2004 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS\u201904)","author":"Zheng Y.","key":"e_1_2_1_42_1","unstructured":"Zheng , Y. , Davis , B. T. , and Jordan , M . 2004. Performance evaluation of exclusive cache hierarchies . In Proceedings of the 2004 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS\u201904) . IEEE Computer Society, Washington, DC, 89--96. Zheng, Y., Davis, B. T., and Jordan, M. 2004. Performance evaluation of exclusive cache hierarchies. In Proceedings of the 2004 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS\u201904). IEEE Computer Society, Washington, DC, 89--96."}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2543697","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2543697","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:10:15Z","timestamp":1750234215000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2543697"}},"subtitle":["Adaptive LLC-memory traffic management"],"short-title":[],"issued":{"date-parts":[[2013,12]]},"references-count":42,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2013,12]]}},"alternative-id":["10.1145\/2543697"],"URL":"https:\/\/doi.org\/10.1145\/2543697","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"type":"print","value":"1544-3566"},{"type":"electronic","value":"1544-3973"}],"subject":[],"published":{"date-parts":[[2013,12]]},"assertion":[{"value":"2013-02-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2013-11-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2013-12-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}