{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:20:48Z","timestamp":1750306848083,"version":"3.41.0"},"reference-count":35,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2014,1,1]],"date-time":"2014-01-01T00:00:00Z","timestamp":1388534400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["J. Emerg. Technol. Comput. Syst."],"published-print":{"date-parts":[[2014,1]]},"abstract":"<jats:p>\n            Performance degradation due to transistor aging is a significant impediment to high-performance IC design due to increasing concerns of reliability mechanisms such as negative-bias-temperature-instability (NBTI). The concern only grows with technology scaling as the effects of positive bias temperature instability (PBTI) is becoming prominent in future technologies and compounding with the effects of NBTI. Although aging of transistor is inevitable and the magnitude of degradation due to aging varies depending upon the context. Specifically, in power-efficient systems designs, the logic and clock paths are susceptible to static stress resulting in peak degradation due to BTI occurrence when clock is gated. In this article, we present the reliability impact of making systems power efficient and propose a design-for-reliability methodology that can be used in conjunction with low-power design techniques to alleviate the stress conditions caused by rendering circuits in idle state. The technique\u2014\n            <jats:italic>BTI-Refresh<\/jats:italic>\n            , is shown to be applicable to both logic and clock paths alike and focuses on preventing prolonged static stress using periodic refreshes to achieve alternating stress. The mechanism is shown to integrate seamlessly into the design at gate-level without requiring any architectural or RT-level changes. Using ISCAS benchmarks and Kogge-Stone-Adder circuits, it is shown to reduce the aging effect in logic path delay due to static stress by up to 50% with negligible area and power overhead.\n            <jats:italic>BTI-Refresh<\/jats:italic>\n            is extended to clock-paths to prevent pulse-width degradation due to static aging and with minimal clock-skew.\n          <\/jats:p>","DOI":"10.1145\/2543749.2543751","type":"journal-article","created":{"date-parts":[[2014,1,14]],"date-time":"2014-01-14T13:39:57Z","timestamp":1389706797000},"page":"1-23","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Reliability improvement of logic and clock paths in power-efficient designs"],"prefix":"10.1145","volume":"10","author":[{"given":"Senthil","family":"Arasu","sequence":"first","affiliation":[{"name":"University of Texas at Dallas, Richardson, TX"}]},{"given":"Mehrdad","family":"Nourani","sequence":"additional","affiliation":[{"name":"University of Texas at Dallas, Richardson, TX"}]},{"given":"Vijay","family":"Reddy","sequence":"additional","affiliation":[{"name":"Texas Instruments Inc., Dallas, TX"}]},{"given":"John M. Carulli","family":"Jr.","sequence":"additional","affiliation":[{"name":"Texas Instruments Inc., Dallas, TX"}]},{"given":"Gautam","family":"Kapila","sequence":"additional","affiliation":[{"name":"Texas Instruments Inc., Dallas, TX"}]},{"given":"Min","family":"Chen","sequence":"additional","affiliation":[{"name":"Texas Instruments Inc., Dallas, TX"}]}],"member":"320","published-online":{"date-parts":[[2014,1,13]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2004.03.019"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2009.03.016"},{"volume-title":"Design of an integrated half-cycle delay line duty cycle corrector delay-locked loop. Master's Thesis","author":"Becker E. A.","key":"e_1_2_1_3_1","unstructured":"Becker , E. A. 2008. Design of an integrated half-cycle delay line duty cycle corrector delay-locked loop. Master's Thesis , Boise State University . Becker, E. A. 2008. Design of an integrated half-cycle delay line duty cycle corrector delay-locked loop. Master's Thesis, Boise State University."},{"volume-title":"Proceedings of the Custom Integrated Circuits Conference (CICC'06)","author":"Bhardwaj S.","key":"e_1_2_1_4_1","unstructured":"Bhardwaj , S. , Wang , W. , Vattikonda , R. , Cao , Y. , and Vrudhula , S . 2006. Predictive modeling of the NBTI effect for reliable design . In Proceedings of the Custom Integrated Circuits Conference (CICC'06) . IEEE, 189--192. Bhardwaj, S., Wang, W., Vattikonda, R., Cao, Y., and Vrudhula, S. 2006. Predictive modeling of the NBTI effect for reliable design. In Proceedings of the Custom Integrated Circuits Conference (CICC'06). IEEE, 189--192."},{"key":"e_1_2_1_5_1","unstructured":"Cadence White Paper. 2012. http:\/\/www.cadence.com\/rl\/Resources\/technical_papers\/Clock Concurrent Optimization Technical Paper.aspx.  Cadence White Paper. 2012. http:\/\/www.cadence.com\/rl\/Resources\/technical_papers\/Clock Concurrent Optimization Technical Paper.aspx."},{"volume-title":"Proceedings of the Design, Automation & Test in Europe Conference & Exhibition (DATE'09)","author":"Chakraborty A.","key":"e_1_2_1_6_1","unstructured":"Chakraborty , A. , Ganesan , G. , Rajaram , A. , and Pan , D. Z . 2009. Analysis and optimization of NBTI induced clock skew in gated clock trees . In Proceedings of the Design, Automation & Test in Europe Conference & Exhibition (DATE'09) , 296--299. Chakraborty, A., Ganesan, G., Rajaram, A., and Pan, D. Z. 2009. Analysis and optimization of NBTI induced clock skew in gated clock trees. In Proceedings of the Design, Automation & Test in Europe Conference & Exhibition (DATE'09), 296--299."},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2002.805750"},{"volume-title":"Proceedings of the IEEE International Conference on Computer-Aided Design, 208--211","author":"Chen H.-C.","key":"e_1_2_1_8_1","unstructured":"Chen , H.-C. and Du , D. H. C. 1991, Path sensitization in critical path problem , In Proceedings of the IEEE International Conference on Computer-Aided Design, 208--211 . Chen, H.-C. and Du, D. H. C. 1991, Path sensitization in critical path problem, In Proceedings of the IEEE International Conference on Computer-Aided Design, 208--211."},{"volume-title":"Proceedings of the IEEE North Atlantic Test Workshop (NATW).","author":"Chen J.","key":"e_1_2_1_9_1","unstructured":"Chen , J. , Wang , S. , Bidokhti , N. , and Tehranipoor , M . 2011. A framework for fast and accurate critical-reliability paths identification . In Proceedings of the IEEE North Atlantic Test Workshop (NATW). Chen, J., Wang, S., Bidokhti, N., and Tehranipoor, M. 2011. A framework for fast and accurate critical-reliability paths identification. In Proceedings of the IEEE North Atlantic Test Workshop (NATW)."},{"volume-title":"Proceedings of the International Symposium on Microarchitecture, 7--18","author":"Ernst D.","key":"e_1_2_1_10_1","unstructured":"Ernst , D. , Nam Sung Kim , Das, S., Pant , S. , Rao , R. , Toan Pham , Ziesler, C., Blaauw , D. , Austin , T. , Flautner , K. and Mudge , T . 2003. Razor: A low-power pipeline based on circuit-level timing speculation . In Proceedings of the International Symposium on Microarchitecture, 7--18 . Ernst, D., Nam Sung Kim, Das, S., Pant, S., Rao, R., Toan Pham, Ziesler, C., Blaauw, D., Austin, T., Flautner, K. and Mudge, T. 2003. Razor: A low-power pipeline based on circuit-level timing speculation. In Proceedings of the International Symposium on Microarchitecture, 7--18."},{"volume-title":"Proceedings of the International Electron Devices Meeting, 1--4.","author":"Fernandez R.","key":"e_1_2_1_11_1","unstructured":"Fernandez , R. , Kaczer , B. , Nackaerts , A. , Demuynck , S. , Rodriguez , R. , Nafria , M. , and Groeseneken , G . 2006. AC NBTI studied in the 1Hz--2GHz range on dedicated on-chip CMOS circuits . In Proceedings of the International Electron Devices Meeting, 1--4. Fernandez, R., Kaczer, B., Nackaerts, A., Demuynck, S., Rodriguez, R., Nafria, M., and Groeseneken, G. 2006. AC NBTI studied in the 1Hz--2GHz range on dedicated on-chip CMOS circuits. In Proceedings of the International Electron Devices Meeting, 1--4."},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2034684"},{"volume-title":"Proceedings of the Reliability Physics Symposium, 93--96","author":"Haggag A.","key":"e_1_2_1_13_1","unstructured":"Haggag , A. , Lemanski , M. , Anderson , G. , Abramowitz , P. , and Moosa , M . 2007. Realistic projections of product fmax shift and statistics due to HCI and NBTI . In Proceedings of the Reliability Physics Symposium, 93--96 . Haggag, A., Lemanski, M., Anderson, G., Abramowitz, P., and Moosa, M. 2007. Realistic projections of product fmax shift and statistics due to HCI and NBTI. In Proceedings of the Reliability Physics Symposium, 93--96."},{"volume-title":"Proceedings of the Symposium on VLSI Technology (VLSIT), 27--28","author":"Hofmann K.","key":"e_1_2_1_14_1","unstructured":"Hofmann , K. , Reisinger , H. , Ermisch , K. , Schlunder , C. , Gustin , W. , Pompl , T. , Georgakos , G. , Arnim , K. V. , Hatsch , J. , Kodytek , T. , Baumann , T. , and Pacha , C . 2010. Highly accurate product-level aging monitoring in 40nm CMOS . In Proceedings of the Symposium on VLSI Technology (VLSIT), 27--28 . Hofmann, K., Reisinger, H., Ermisch, K., Schlunder, C., Gustin, W., Pompl, T., Georgakos, G., Arnim, K. V., Hatsch, J., Kodytek, T., Baumann, T., and Pacha, C. 2010. Highly accurate product-level aging monitoring in 40nm CMOS. In Proceedings of the Symposium on VLSI Technology (VLSIT), 27--28."},{"volume-title":"Proceedings of the IEEE International Reliability Physics Symposium, 624--633","author":"Huard V.","key":"e_1_2_1_15_1","unstructured":"Huard , V. , Parthasarathy , C. R. , Bravaix , A. , Guerin , C. , and Pion , E . 2009. CMOS device design-in reliability approach in advanced nodes . In Proceedings of the IEEE International Reliability Physics Symposium, 624--633 . Huard, V., Parthasarathy, C. R., Bravaix, A., Guerin, C., and Pion, E. 2009. CMOS device design-in reliability approach in advanced nodes. In Proceedings of the IEEE International Reliability Physics Symposium, 624--633."},{"volume-title":"Proceedings of the IEEE International Reliability Physics Symposium, 20--27","author":"Kaczer B.","key":"e_1_2_1_16_1","unstructured":"Kaczer , B. , Grasser , T. , Roussel , P. J. , Martin-Martinez , J. , O'connor , R. , O'sullivan , B. J. , and Groeseneken , G . 2008. Ubiquitous relaxation in BTI stressing\u2014New evaluation and insights . In Proceedings of the IEEE International Reliability Physics Symposium, 20--27 . Kaczer, B., Grasser, T., Roussel, P. J., Martin-Martinez, J., O'connor, R., O'sullivan, B. J., and Groeseneken, G. 2008. Ubiquitous relaxation in BTI stressing\u2014New evaluation and insights. In Proceedings of the IEEE International Reliability Physics Symposium, 20--27."},{"volume-title":"Proceedings of the Symposium on VLSI Technology Digest of Technical Papers, 73--74","author":"Kimizuka N.","key":"e_1_2_1_17_1","unstructured":"Kimizuka , N. , Yamamoto , T. , Mogami , T. , Yamaguchi , K. , Imai , K. , and Horiuchi , T . 1999. The impact of bias temperature instability for direct-tunneling ultra-thin gate oxide on MOSFET scaling . In Proceedings of the Symposium on VLSI Technology Digest of Technical Papers, 73--74 . Kimizuka, N., Yamamoto, T., Mogami, T., Yamaguchi, K., Imai, K., and Horiuchi, T. 1999. The impact of bias temperature instability for direct-tunneling ultra-thin gate oxide on MOSFET scaling. In Proceedings of the Symposium on VLSI Technology Digest of Technical Papers, 73--74."},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1126\/science.220.4598.671"},{"volume-title":"Proceedings of the 11th International Symposium on Quality Electronic Design, 646--651","author":"Konoura H.","key":"e_1_2_1_19_1","unstructured":"Konoura , H. , Mitsuyama , Y. , Hashimoto , M. , and Onoye , T . 2010. Comparative study on delay degrading estimation due to NBTI with circuit\/instance\/transistor-level stress probability consideration . In Proceedings of the 11th International Symposium on Quality Electronic Design, 646--651 . Konoura, H., Mitsuyama, Y., Hashimoto, M., and Onoye, T. 2010. Comparative study on delay degrading estimation due to NBTI with circuit\/instance\/transistor-level stress probability consideration. In Proceedings of the 11th International Symposium on Quality Electronic Design, 646--651."},{"issue":"3","key":"e_1_2_1_20_1","first-page":"1","article-title":"Product drift from NBTI: Guardbanding, circuit and statistical effects","volume":"4","author":"Krishnan A. T.","year":"2010","unstructured":"Krishnan , A. T. , Cano , F. , Chancellor , C. , Reddy , V. , Zhangfen Qi , Jain, P., Carulli , J. , Masin , J. , Zuhoski , S. , Krishnan , S. , and Ondrusek , J. 2010 . Product drift from NBTI: Guardbanding, circuit and statistical effects . In Proceedings of the IEEE International Electron Devices Meeting (IEDM) , 4 . 3 . 1 -- 4 .3.4. Krishnan, A. T., Cano, F., Chancellor, C., Reddy, V., Zhangfen Qi, Jain, P., Carulli, J., Masin, J., Zuhoski, S., Krishnan, S., and Ondrusek, J. 2010. Product drift from NBTI: Guardbanding, circuit and statistical effects. In Proceedings of the IEEE International Electron Devices Meeting (IEDM), 4.3.1--4.3.4.","journal-title":"Proceedings of the IEEE International Electron Devices Meeting (IEDM)"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.73"},{"volume-title":"Proceedings of the IEEE International Reliability Physics Symposium, 670--675","author":"Kufluoglu H.","key":"e_1_2_1_22_1","unstructured":"Kufluoglu , H. , Reddy , V. , Marshall , A. , Krick , J. , Ragheb , T. , Cirba , C. , Krishnan , A. , and Chancellor , C . 2010. An extensive and improved circuit simulation methodology for NBTI recovery . In Proceedings of the IEEE International Reliability Physics Symposium, 670--675 . Kufluoglu, H., Reddy, V., Marshall, A., Krick, J., Ragheb, T., Cirba, C., Krishnan, A., and Chancellor, C. 2010. An extensive and improved circuit simulation methodology for NBTI recovery. In Proceedings of the IEEE International Reliability Physics Symposium, 670--675."},{"volume-title":"Proceedings of the 15th IEEE International OnLine Testing Symposium, 3--8.","author":"Lorenz D.","key":"e_1_2_1_23_1","unstructured":"Lorenz , D. , Georgakos , G. , and Schlichtmann , U . 2009. Aging analysis of circuit timing considering NBTI and HCI . In Proceedings of the 15th IEEE International OnLine Testing Symposium, 3--8. Lorenz, D., Georgakos, G., and Schlichtmann, U. 2009. Aging analysis of circuit timing considering NBTI and HCI. In Proceedings of the 15th IEEE International OnLine Testing Symposium, 3--8."},{"key":"e_1_2_1_24_1","unstructured":"OPENCORES 2012. www.opencores.org.  OPENCORES 2012. www.opencores.org."},{"key":"e_1_2_1_25_1","doi-asserted-by":"crossref","unstructured":"Panda P. R. Silpa B. V. N. Shrivastava A. and Gumminidipudi K. 2010. Power-Efficient System Design Springer.   Panda P. R. Silpa B. V. N. Shrivastava A. and Gumminidipudi K. 2010. Power-Efficient System Design Springer.","DOI":"10.1007\/978-1-4419-6388-8"},{"volume-title":"High-Speed Clock Network Design","author":"Qing K","key":"e_1_2_1_26_1","unstructured":"Qing . K Zhu . 2002. High-Speed Clock Network Design . Springer . Qing. K Zhu. 2002. High-Speed Clock Network Design. Springer."},{"volume-title":"Proceedings of the IEEE International Reliability Physics Symposium, 1023--1027","author":"Ramey S.","key":"e_1_2_1_27_1","unstructured":"Ramey , S. , Prasad , C. , Agostinelli , M. , Sangwoo , P. , Walstra , S. , Gupta , S. , and Hicks , J . 2009. Frequency and recovery effects in high-&kappa; BTI degradation . In Proceedings of the IEEE International Reliability Physics Symposium, 1023--1027 . Ramey, S., Prasad, C., Agostinelli, M., Sangwoo, P., Walstra, S., Gupta, S., and Hicks, J. 2009. Frequency and recovery effects in high-&kappa; BTI degradation. In Proceedings of the IEEE International Reliability Physics Symposium, 1023--1027."},{"issue":"3","key":"e_1_2_1_28_1","first-page":"1","article-title":"Universal recovery behavior of negative bias temperature instability {PMOSFETs}","volume":"14","author":"Rangan S.","year":"2003","unstructured":"Rangan , S. , Mielke , N. , and Yeh , E. C. C. 2003 . Universal recovery behavior of negative bias temperature instability {PMOSFETs} . In Proceedings of the IEEE International Electron Devices Meeting , 14 . 3 . 1 -- 14 .3.4. Rangan, S., Mielke, N., and Yeh, E. C. C. 2003. Universal recovery behavior of negative bias temperature instability {PMOSFETs}. In Proceedings of the IEEE International Electron Devices Meeting, 14.3.1--14.3.4.","journal-title":"Proceedings of the IEEE International Electron Devices Meeting"},{"volume-title":"Proceedings of the IEEE International Test Conference, 148--155","author":"Reddy V.","key":"e_1_2_1_29_1","unstructured":"Reddy , V. , Carulli , J. , Krishnan , A. , Bosch , W. , and Burgess , B . 2004. Impact of negative bias temperature instability on product parametric drift . In Proceedings of the IEEE International Test Conference, 148--155 . Reddy, V., Carulli, J., Krishnan, A., Bosch, W., and Burgess, B. 2004. Impact of negative bias temperature instability on product parametric drift. In Proceedings of the IEEE International Test Conference, 148--155."},{"key":"e_1_2_1_30_1","doi-asserted-by":"crossref","unstructured":"Reisinger H. Grasser T. Hofmann K. Gustin W. and Schl\u00fcnder C. 2010. The impact of recovery on BTI reliability assessments. In Proceedings of the IEEE International Integrated Reliability Workshop Final Report (IIRW) 12--16.  Reisinger H. Grasser T. Hofmann K. Gustin W. and Schl\u00fcnder C. 2010. The impact of recovery on BTI reliability assessments. In Proceedings of the IEEE International Integrated Reliability Workshop Final Report (IIRW) 12--16.","DOI":"10.1109\/IIRW.2010.5706474"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.2008.43"},{"volume-title":"Proceedings of the 9th International Symposium on Quality Electronic Design, 763--768","author":"Wang W.","key":"e_1_2_1_32_1","unstructured":"Wang , W. , Yang , S. , and Cao , Y . 2008. Node Criticality Computation for Circuit Timing Analysis and Optimization under NBTI Effect . In Proceedings of the 9th International Symposium on Quality Electronic Design, 763--768 . Wang, W., Yang, S., and Cao, Y. 2008. Node Criticality Computation for Circuit Timing Analysis and Optimization under NBTI Effect. In Proceedings of the 9th International Symposium on Quality Electronic Design, 763--768."},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810264"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.1889226"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.1570933"}],"container-title":["ACM Journal on Emerging Technologies in Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2543749.2543751","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2543749.2543751","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:10:15Z","timestamp":1750234215000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2543749.2543751"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,1]]},"references-count":35,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2014,1]]}},"alternative-id":["10.1145\/2543749.2543751"],"URL":"https:\/\/doi.org\/10.1145\/2543749.2543751","relation":{},"ISSN":["1550-4832","1550-4840"],"issn-type":[{"type":"print","value":"1550-4832"},{"type":"electronic","value":"1550-4840"}],"subject":[],"published":{"date-parts":[[2014,1]]},"assertion":[{"value":"2012-03-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2012-07-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2014-01-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}