{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,27]],"date-time":"2025-08-27T16:26:58Z","timestamp":1756312018990},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,2,26]]},"DOI":"10.1145\/2554688.2554763","type":"proceedings-article","created":{"date-parts":[[2014,2,18]],"date-time":"2014-02-18T14:10:41Z","timestamp":1392732641000},"page":"31-34","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":14,"title":["Rent's rule based FPGA packing for routability optimization"],"prefix":"10.1145","author":[{"given":"Wenyi","family":"Feng","sequence":"first","affiliation":[{"name":"Microsemi Corporation, San Jose, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jonathan","family":"Greene","sequence":"additional","affiliation":[{"name":"Microsemi Corporation, San Jose, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kristofer","family":"Vorwerk","sequence":"additional","affiliation":[{"name":"Microsemi Corporation, San Jose, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Val","family":"Pevzner","sequence":"additional","affiliation":[{"name":"Microsemi Corporation, San Jose, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arun","family":"Kundu","sequence":"additional","affiliation":[{"name":"Microsemi Corporation, San Jose, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2014,2,26]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Microsemi SoC products group (formerly Actel). http:\/\/www.actel.com.  Microsemi SoC products group (formerly Actel). http:\/\/www.actel.com."},{"key":"e_1_3_2_1_2_1","unstructured":"Altera Corp. http:\/\/www.altera.com.  Altera Corp. http:\/\/www.altera.com."},{"key":"e_1_3_2_1_3_1","unstructured":"Lattice Semiconductor Corp. http:\/\/www.latticesemi.com.  Lattice Semiconductor Corp. http:\/\/www.latticesemi.com."},{"key":"e_1_3_2_1_4_1","unstructured":"Xilinx Corp. http:\/\/www.xilinx.com.  Xilinx Corp. http:\/\/www.xilinx.com."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/553523"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/370155.370567"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/368434.368864"},{"key":"e_1_3_2_1_8_1","first-page":"117","article-title":"Improving timing-driven FPGA packing with physical information","author":"Chen D.","year":"2007","unstructured":"D. Chen , K. Vorwerk , and A. Kennings , Improving timing-driven FPGA packing with physical information , FPL 2007 , pp. 117 -- 123 . D. Chen, K. Vorwerk, and A. Kennings, Improving timing-driven FPGA packing with physical information, FPL2007, pp. 117--123.","journal-title":"FPL"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.808454"},{"key":"e_1_3_2_1_10_1","first-page":"26","article-title":"Placement and average interconnection lengths of computer logic","author":"Donath W. E.","year":"1979","unstructured":"W. E. Donath , Placement and average interconnection lengths of computer logic . IEEE Trans. on Circuits and Systems , vol. C AS- 26 , pp. 272--277, April , 1979 . W. E. Donath, Placement and average interconnection lengths of computer logic. IEEE Trans. on Circuits and Systems, vol. CAS-26, pp. 272--277, April, 1979.","journal-title":"IEEE Trans. on Circuits and Systems"},{"key":"e_1_3_2_1_11_1","first-page":"8","article-title":"K-way partitioning based packing for FPGA logic blocks without input bandwidth constraint","author":"Feng W.","year":"2012","unstructured":"W. Feng , K-way partitioning based packing for FPGA logic blocks without input bandwidth constraint , FPT 2012 , pp. 8 -- 15 . W. Feng, K-way partitioning based packing for FPGA logic blocks without input bandwidth constraint, FPT2012, pp. 8--15.","journal-title":"FPT"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1216919.1216923"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950434"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/309847.309954"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1971.223159"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/RECONFIG.2005.23"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503058"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/368640.368658"}],"event":{"name":"FPGA'14: The 2014 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA'14"},"container-title":["Proceedings of the 2014 ACM\/SIGDA international symposium on Field-programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2554688.2554763","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,10]],"date-time":"2023-01-10T12:42:23Z","timestamp":1673354543000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2554688.2554763"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,2,26]]},"references-count":18,"alternative-id":["10.1145\/2554688.2554763","10.1145\/2554688"],"URL":"https:\/\/doi.org\/10.1145\/2554688.2554763","relation":{},"subject":[],"published":{"date-parts":[[2014,2,26]]},"assertion":[{"value":"2014-02-26","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}