{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,27]],"date-time":"2026-09-27T04:58:22Z","timestamp":1790485102777,"version":"4.1.0"},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,2,26]]},"DOI":"10.1145\/2554688.2554767","type":"proceedings-article","created":{"date-parts":[[2014,2,18]],"date-time":"2014-02-18T14:10:41Z","timestamp":1392732641000},"page":"237-240","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":13,"title":["A soft error vulnerability analysis framework for Xilinx FPGAs"],"prefix":"10.1145","author":[{"given":"Aitzan","family":"Sari","sequence":"first","affiliation":[{"name":"University of Piraeus, Piraeus, Greece"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dimitris","family":"Agiakatsikas","sequence":"additional","affiliation":[{"name":"University of Piraeus, Piraeus, Greece"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mihalis","family":"Psarakis","sequence":"additional","affiliation":[{"name":"University of Piraeus, Piraeus, Greece"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2014,2,26]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Test Conference (ITC)","author":"Abdul-Aziz M. A.","year":"2010","unstructured":"Abdul-Aziz , M. A. and Tahoori , M. B ., 2010. Soft error reliability aware placement and routing for FPGAs . In Test Conference (ITC) , 2010 IEEE International, 1--9. Abdul-Aziz, M. A. and Tahoori, M. B., 2010. Soft error reliability aware placement and routing for FPGAs. In Test Conference (ITC), 2010 IEEE International, 1--9."},{"key":"e_1_3_2_1_2_1","unstructured":"Altera 2010. Benchmark Designs For The Quartus University Interface Program (QUIP) Version 1.1 https:\/\/www.altera.com\/support\/software\/download\/altera_design\/quip\/quip-download.jsp.  Altera 2010. Benchmark Designs For The Quartus University Interface Program (QUIP) Version 1.1 https:\/\/www.altera.com\/support\/software\/download\/altera_design\/quip\/quip-download.jsp."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046212"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272567"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"crossref","unstructured":"Betz V. and Rose J. 1997. VPR: a new packing placement and routing tool for FPGA research 213--222.   Betz V. and Rose J. 1997. VPR: a new packing placement and routing tool for FPGA research 213--222.","DOI":"10.1007\/3-540-63465-7_226"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.281"},{"key":"e_1_3_2_1_7_1","volume-title":"Radiation Effects Data Workshop (REDW)","author":"Hiemstra D. M.","year":"2012","unstructured":"Hiemstra , D. M. and Kirischian , V ., 2012. Single Event Upset Characterization of the Virtex-6 Field Programmable Gate Array Using Proton Irradiation . In Radiation Effects Data Workshop (REDW) , 2012 IEEE, 1--4. Hiemstra, D. M. and Kirischian, V., 2012. Single Event Upset Characterization of the Virtex-6 Field Programmable Gate Array Using Proton Irradiation. In Radiation Effects Data Workshop (REDW), 2012 IEEE, 1--4."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2013.40"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.69"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2007.70235"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950425"},{"key":"e_1_3_2_1_12_1","first-page":"965","article-title":"A New Partial Reconfiguration-Based Fault-Injection System to Evaluate SEU Effects in SRAM-Based FPGAs. Nuclear Science","volume":"54","author":"Sterpone L.","year":"2007","unstructured":"Sterpone , L. and Violante , M. , 2007 . A New Partial Reconfiguration-Based Fault-Injection System to Evaluate SEU Effects in SRAM-Based FPGAs. Nuclear Science , IEEE Transactions on 54 , 4, 965 -- 970 . Sterpone, L. and Violante, M., 2007. A New Partial Reconfiguration-Based Fault-Injection System to Evaluate SEU Effects in SRAM-Based FPGAs. Nuclear Science, IEEE Transactions on 54, 4, 965--970.","journal-title":"IEEE Transactions on"},{"key":"e_1_3_2_1_13_1","first-page":"3354","article-title":"Simulation-based analysis of SEU effects in SRAM-based FPGAs. Nuclear Science","volume":"51","author":"Violante M.","year":"2004","unstructured":"Violante , M. , Sterpone , L. , Ceschia , M. , Bortolato , D. , Bernardi , P. , Reorda , M. S. , and Paccagnella , A. , 2004 . Simulation-based analysis of SEU effects in SRAM-based FPGAs. Nuclear Science , IEEE Trans. on 51 , 6, 3354 -- 3359 . Violante, M., Sterpone, L., Ceschia, M., Bortolato, D., Bernardi, P., Reorda, M. S., and Paccagnella, A., 2004. Simulation-based analysis of SEU effects in SRAM-based FPGAs. Nuclear Science, IEEE Trans. on 51, 6, 3354--3359.","journal-title":"IEEE Trans. on"},{"key":"e_1_3_2_1_14_1","volume-title":"Field-Programmable Custom Computing Machines, 2003. FCCM 2003. 11th Annual IEEE Symposium on, 133--142","author":"Wirthlin M.","unstructured":"Wirthlin , M. , Johnson , E. , Rollins , N. , Caffrey , M. , and Graham , P ., 2003. The reliability of FPGA circuit designs in the presence of radiation induced configuration upsets . In Field-Programmable Custom Computing Machines, 2003. FCCM 2003. 11th Annual IEEE Symposium on, 133--142 . Wirthlin, M., Johnson, E., Rollins, N., Caffrey, M., and Graham, P., 2003. The reliability of FPGA circuit designs in the presence of radiation induced configuration upsets. In Field-Programmable Custom Computing Machines, 2003. FCCM 2003. 11th Annual IEEE Symposium on, 133--142."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.143"}],"event":{"name":"FPGA'14: The 2014 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","location":"Monterey California USA","acronym":"FPGA'14","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2014 ACM\/SIGDA international symposium on Field-programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2554688.2554767","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,10]],"date-time":"2023-01-10T12:45:15Z","timestamp":1673354715000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2554688.2554767"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,2,26]]},"references-count":15,"alternative-id":["10.1145\/2554688.2554767","10.1145\/2554688"],"URL":"https:\/\/doi.org\/10.1145\/2554688.2554767","relation":{},"subject":[],"published":{"date-parts":[[2014,2,26]]},"assertion":[{"value":"2014-02-26","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}