{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T10:20:30Z","timestamp":1725618030983},"publisher-location":"New York, NY, USA","reference-count":13,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,2,26]]},"DOI":"10.1145\/2554688.2554770","type":"proceedings-article","created":{"date-parts":[[2014,2,18]],"date-time":"2014-02-18T14:10:41Z","timestamp":1392732641000},"page":"113-116","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["A power side-channel-based digital to analog converterfor Xilinx FPGAs"],"prefix":"10.1145","author":[{"given":"Brad L.","family":"Hutchings","sequence":"first","affiliation":[{"name":"Brigham Young University, Provo, UNK, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Joshua","family":"Monson","sequence":"additional","affiliation":[{"name":"Brigham Young University, Provo, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Danny","family":"Savory","sequence":"additional","affiliation":[{"name":"Brigham Young University, Provo, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jared","family":"Keeley","sequence":"additional","affiliation":[{"name":"Brigham Young University, Provo, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2014,2,26]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.117"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"crossref","first-page":"537","DOI":"10.1016\/B978-0-7506-8397-5.00008-8","volume-title":"Digital Systems Design with FPGAs and CPLDs","author":"Grout I.","year":"2008","unstructured":"I. Grout . Digital Systems Design with FPGAs and CPLDs , chapter 8, pages 537 -- 565 . Newnes , Burlington, MA , first edition, 2008 . I. Grout. Digital Systems Design with FPGAs and CPLDs, chapter 8, pages 537--565. Newnes, Burlington, MA, first edition, 2008."},{"key":"e_1_3_2_1_3_1","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"33","DOI":"10.1007\/978-3-642-23951-9_3","volume-title":"CHES","author":"G\u00fcneysu T.","year":"2011","unstructured":"T. G\u00fcneysu and A. Moradi . Generic side-channel countermeasures for reconfigurable devices . In CHES , volume 6917 of Lecture Notes in Computer Science , pages 33 -- 48 . Springer , 2011 . T. G\u00fcneysu and A. Moradi. Generic side-channel countermeasures for reconfigurable devices. In CHES, volume 6917 of Lecture Notes in Computer Science, pages 33--48. Springer, 2011."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECCTD.2009.5275001"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-27954-6_1"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435282"},{"key":"e_1_3_2_1_7_1","first-page":"185","volume-title":"CMOS VLSI Design","author":"Weste D. M. H.","year":"2010","unstructured":"D. M. H. Neil H. E. Weste . CMOS VLSI Design , chapter 5, pages 185 -- 194 . Addison-Wesley , Boston, MA , fourth edition, 2010 . D. M. H. Neil H. E. Weste. CMOS VLSI Design, chapter 5, pages 185--194. Addison-Wesley, Boston, MA, fourth edition, 2010."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1007\/11605805_13"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECCTD.2009.5275004"},{"key":"e_1_3_2_1_10_1","volume-title":"UG620, 14.1 edition","author":"Xinlinx Inc.","year":"2012","unstructured":"Xinlinx Inc. Virtex-4 Libraries Guide for Schematic Designs , UG620, 14.1 edition , April 2012 . Xinlinx Inc. Virtex-4 Libraries Guide for Schematic Designs, UG620, 14.1 edition, April 2012."},{"key":"e_1_3_2_1_11_1","volume-title":"US Patent","author":"Young S. P.","year":"2007","unstructured":"S. P. Young . Integrated circuit with programmable routing structure including straight and diagonal interconnect lines . US Patent , 2007 . Patent 7,279,929. S. P. Young. Integrated circuit with programmable routing structure including straight and diagonal interconnect lines. US Patent, 2007. Patent 7,279,929."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2010.43"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2006.270313"}],"event":{"name":"FPGA'14: The 2014 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA'14"},"container-title":["Proceedings of the 2014 ACM\/SIGDA international symposium on Field-programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2554688.2554770","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,10]],"date-time":"2023-01-10T12:43:18Z","timestamp":1673354598000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2554688.2554770"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,2,26]]},"references-count":13,"alternative-id":["10.1145\/2554688.2554770","10.1145\/2554688"],"URL":"https:\/\/doi.org\/10.1145\/2554688.2554770","relation":{},"subject":[],"published":{"date-parts":[[2014,2,26]]},"assertion":[{"value":"2014-02-26","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}