{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,23]],"date-time":"2026-09-23T21:39:13Z","timestamp":1790199553707,"version":"4.1.0"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,2,26]]},"DOI":"10.1145\/2554688.2554773","type":"proceedings-article","created":{"date-parts":[[2014,2,18]],"date-time":"2014-02-18T09:10:41Z","timestamp":1392714641000},"page":"35-44","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":27,"title":["Modular multi-ported SRAM-based memories"],"prefix":"10.1145","author":[{"given":"Ameer M.S.","family":"Abdelhadi","sequence":"first","affiliation":[{"name":"University of British Columbia, Vancouver, BC, Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Guy G.F.","family":"Lemieux","sequence":"additional","affiliation":[{"name":"University of British Columbia, Vancouver, BC, Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2014,2,26]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859627"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"crossref","unstructured":"J.A. Fisher \"Very Long Instruction Word architectures and the ELI-512 \" Int'l Sym. on Comp. Arch. (ISCA) 11(3) June 1983.   J.A. Fisher \"Very Long Instruction Word architectures and the ELI-512 \" Int'l Sym. on Comp. Arch. (ISCA) 11(3) June 1983.","DOI":"10.1145\/1067651.801649"},{"key":"e_1_3_2_1_3_1","first-page":"420","article-title":"A fully-bypassed 6-issue integer datapath and register file on an Itanium microprocessor","volume":"1","author":"Fetzer E.S.","year":"2002","journal-title":"IEEE Int'l Solid-State Circuits Conf."},{"key":"e_1_3_2_1_4_1","first-page":"1","volume-title":"Eng.","author":"Bajwa H.","year":"2007"},{"key":"e_1_3_2_1_5_1","unstructured":"http:\/\/www.ece.ubc.ca\/~lemieux\/downloads\/  http:\/\/www.ece.ubc.ca\/~lemieux\/downloads\/"},{"key":"e_1_3_2_1_6_1","first-page":"067","article-title":"Virtual multi-port RAM employing multiple accesses during single machine cycle","volume":"5","author":"Chappell B.A.","year":"1996","journal-title":"U.S. Patent"},{"key":"e_1_3_2_1_7_1","first-page":"066","article-title":"Multiport memory system","volume":"4","author":"Yokota H.","year":"1990","journal-title":"US Patent"},{"key":"e_1_3_2_1_8_1","first-page":"256","article-title":"A 4R2W register file for a 2.3GHz wire-speed POWER\u2122 processor with double-pumped write operation","author":"Ditlow","year":"2011","journal-title":"IEEE Int'l Solid-State Circuits Conf."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.755465"},{"key":"e_1_3_2_1_10_1","first-page":"348","volume-title":"Sept. 1997","author":"Mattausch H.J."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"crossref","unstructured":"J. Weixing S. Feng Q. Baojun Qiao and S. Hong \"Multi-port Memory Design Methodology Based on Block Read and Write \" IEEE Int'l Conference on Control and Automation) May 2007.  J. Weixing S. Feng Q. Baojun Qiao and S. Hong \"Multi-port Memory Design Methodology Based on Block Read and Write \" IEEE Int'l Conference on Control and Automation) May 2007.","DOI":"10.1109\/ICCA.2007.4376358"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.4304\/jcp.5.3.471-478"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.216745"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723122"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145730"},{"key":"e_1_3_2_1_16_1","unstructured":"Altera Corporation Stratix V Device Handbook June 2011.  Altera Corporation Stratix V Device Handbook June 2011."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","unstructured":"A. Brant A. Abdelhadi A. Severance G. Lemieux \"Pipeline Frequency Boosting: Hiding Dual-Ported Block RAM Latency using Intentional Clock Skew \" IEEE International Conference on Field-Programmable Technology (FPT) December 2012.  A. Brant A. Abdelhadi A. Severance G. Lemieux \"Pipeline Frequency Boosting: Hiding Dual-Ported Block RAM Latency using Intentional Clock Skew \" IEEE International Conference on Field-Programmable Technology (FPT) December 2012.","DOI":"10.1109\/FPT.2012.6412140"}],"event":{"name":"FPGA'14: The 2014 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","location":"Monterey California USA","acronym":"FPGA'14","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2014 ACM\/SIGDA international symposium on Field-programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2554688.2554773","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,10]],"date-time":"2023-01-10T07:42:33Z","timestamp":1673336553000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2554688.2554773"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,2,26]]},"references-count":17,"alternative-id":["10.1145\/2554688.2554773","10.1145\/2554688"],"URL":"https:\/\/doi.org\/10.1145\/2554688.2554773","relation":{},"subject":[],"published":{"date-parts":[[2014,2,26]]},"assertion":[{"value":"2014-02-26","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}