{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,20]],"date-time":"2026-09-20T13:55:05Z","timestamp":1789912505372,"version":"4.0.1"},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,2,26]]},"DOI":"10.1145\/2554688.2554774","type":"proceedings-article","created":{"date-parts":[[2014,2,18]],"date-time":"2014-02-18T14:10:41Z","timestamp":1392732641000},"page":"117-126","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":21,"title":["Soft vector processors with streaming pipelines"],"prefix":"10.1145","author":[{"given":"Aaron","family":"Severance","sequence":"first","affiliation":[{"name":"UBC, Vancouver, BC, Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Joe","family":"Edwards","sequence":"additional","affiliation":[{"name":"VectorBlox Computing Inc., Vancouver, Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hossein","family":"Omidian","sequence":"additional","affiliation":[{"name":"UBC, Vancouver, Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Guy","family":"Lemieux","sequence":"additional","affiliation":[{"name":"UBC, Vancouver, Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2014,2,26]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/359327.359336"},{"key":"e_1_3_2_1_2_1","first-page":"283","article-title":"Vector vs. superscalar and VLIW architectures for embedded multimedia benchmarks","author":"Kozyrakis C.","year":"2002","journal-title":"Microarchitecture"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1450095.1450107"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1534916.1534922"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629395.1629411"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950420"},{"key":"e_1_3_2_1_7_1","first-page":"261","article-title":"VENICE: A compact vector processor for FPGA applications","author":"Severance A.","year":"2012","journal-title":"FPT"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"crossref","unstructured":"J. Cong M. A. Ghodrat M. Gill H. Huang B. Liu R. Prabhakar G. Reinman and M. Vitanza \"Compilation and architecture support for customized vector instruction extension \" in ASP-DAC 2012.  J. Cong M. A. Ghodrat M. Gill H. Huang B. Liu R. Prabhakar G. Reinman and M. Vitanza \"Compilation and architecture support for customized vector instruction extension \" in ASP-DAC 2012.","DOI":"10.1109\/ASPDAC.2012.6165037"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2011.14"},{"key":"e_1_3_2_1_10_1","unstructured":"\"The Convey HC-2 computer: Architectural overview \" http:\/\/www.conveycomputer.com\/files\/4113\/5394\/7097\/Convey_HC_2_Architectual_Overview.pdf.  \"The Convey HC-2 computer: Architectural overview \" http:\/\/www.conveycomputer.com\/files\/4113\/5394\/7097\/Convey_HC_2_Architectual_Overview.pdf."},{"key":"e_1_3_2_1_11_1","unstructured":"\"Embedded supercomputing in FPGAs with the vectorblox MXP matrix processor \" in ACM International Conference on Hardware\/Software Codesign and System Synthesis Sept. 2013.   \"Embedded supercomputing in FPGAs with the vectorblox MXP matrix processor \" in ACM International Conference on Hardware\/Software Codesign and System Synthesis Sept. 2013."},{"key":"e_1_3_2_1_12_1","unstructured":"\"DSP builder \" http:\/\/www.altera.com\/technology\/dsp\/advanced-blockset\/dsp-advanced-blockset.html.  \"DSP builder \" http:\/\/www.altera.com\/technology\/dsp\/advanced-blockset\/dsp-advanced-blockset.html."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950423"},{"key":"e_1_3_2_1_14_1","unstructured":"\"libfixmath - cross platform fixed point maths library \" http:\/\/code.google.com\/p\/libfixmath\/.  \"libfixmath - cross platform fixed point maths library \" http:\/\/code.google.com\/p\/libfixmath\/."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","unstructured":"A. Tanikawa K. Yoshikawa K. Nitadori and T. Okamoto \"Phantom-GRAPE: numerical software library to accelerate collisionless n-body simulation with SIMD instruction set on x86 architecture \" arXiv.org Oct. 2012.  A. Tanikawa K. Yoshikawa K. Nitadori and T. Okamoto \"Phantom-GRAPE: numerical software library to accelerate collisionless n -body simulation with SIMD instruction set on x86 architecture \" arXiv.org Oct. 2012.","DOI":"10.1016\/j.newast.2012.08.009"}],"event":{"name":"FPGA'14: The 2014 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","location":"Monterey California USA","acronym":"FPGA'14","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2014 ACM\/SIGDA international symposium on Field-programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2554688.2554774","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,10]],"date-time":"2023-01-10T12:43:27Z","timestamp":1673354607000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2554688.2554774"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,2,26]]},"references-count":15,"alternative-id":["10.1145\/2554688.2554774","10.1145\/2554688"],"URL":"https:\/\/doi.org\/10.1145\/2554688.2554774","relation":{},"subject":[],"published":{"date-parts":[[2014,2,26]]},"assertion":[{"value":"2014-02-26","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}