{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T19:33:17Z","timestamp":1730316797819,"version":"3.28.0"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,2,26]]},"DOI":"10.1145\/2554688.2554777","type":"proceedings-article","created":{"date-parts":[[2014,2,18]],"date-time":"2014-02-18T14:10:41Z","timestamp":1392732641000},"page":"137-146","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":16,"title":["OmpSs@Zynq all-programmable SoC ecosystem"],"prefix":"10.1145","author":[{"given":"Antonio","family":"Filgueras","sequence":"first","affiliation":[{"name":"Barcelona Supercomputing Center - BSC-CNS, Barcelona, Spain"}]},{"given":"Eduard","family":"Gil","sequence":"additional","affiliation":[{"name":"Universitat Politecnica de Catalunya - UPC, Barcelona, Spain"}]},{"given":"Daniel","family":"Jimenez-Gonzalez","sequence":"additional","affiliation":[{"name":"Universitat Politecnica de Catalunya - UPC, Barcelona, Spain"}]},{"given":"Carlos","family":"Alvarez","sequence":"additional","affiliation":[{"name":"Universitat Politecnica de Catalunya - UPC, Barcelona, Spain"}]},{"given":"Xavier","family":"Martorell","sequence":"additional","affiliation":[{"name":"Universitat Politecnica de Catalunya - UPC, Barcelona, Spain"}]},{"given":"Jan","family":"Langer","sequence":"additional","affiliation":[{"name":"Xilinx Inc., Dublin, Ireland"}]},{"given":"Juanjo","family":"Noguera","sequence":"additional","affiliation":[{"name":"Xilinx Inc., Dublin, Ireland"}]},{"given":"Kees","family":"Vissers","sequence":"additional","affiliation":[{"name":"Xilinx inc., San Jose, CA, USA"}]}],"member":"320","published-online":{"date-parts":[[2014,2,26]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Altera Corp. Nios II C2H Compiler User Guide 2009.  Altera Corp. Nios II C2H Compiler User Guide 2009."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-02303-3_13"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2008.105"},{"key":"e_1_3_2_1_4_1","volume-title":"Sept.","author":"Barcelona Supercomputing Center","year":"2013","unstructured":"Barcelona Supercomputing Center . Extrae Instrumentation Library , Sept. 2013 . http:\/\/www.bsc.es\/computer-sciences\/extrae. Barcelona Supercomputing Center. Extrae Instrumentation Library, Sept. 2013. http:\/\/www.bsc.es\/computer-sciences\/extrae."},{"key":"e_1_3_2_1_5_1","volume-title":"Sept.","author":"Barcelona Supercomputing Center","year":"2013","unstructured":"Barcelona Supercomputing Center . Paraver Visualization Tool , Sept. 2013 . http:\/\/www.bsc.es\/computer-sciences\/performance-tools\/paraver. Barcelona Supercomputing Center. Paraver Visualization Tool, Sept. 2013. http:\/\/www.bsc.es\/computer-sciences\/performance-tools\/paraver."},{"key":"e_1_3_2_1_6_1","volume-title":"Sept.","author":"Barcelona Supercomputing Center","year":"2013","unstructured":"Barcelona Supercomputing Center . Programming Models @ BSC , Sept. 2013 . http:\/\/pm.bsc.es\/mcxx. Barcelona Supercomputing Center. Programming Models @ BSC, Sept. 2013. http:\/\/pm.bsc.es\/mcxx."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1186562.1015800"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950423"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1974.1050511"},{"key":"e_1_3_2_1_10_1","volume-title":"First Workshop on General Purpose Processing on Graphics Processing Units","author":"Dolbeau R.","year":"2007","unstructured":"R. Dolbeau , S. Bihan , and F. Bodin . HMPP: A hybrid multi-core parallel programming environment . In First Workshop on General Purpose Processing on Graphics Processing Units , October 2007 . R. Dolbeau, S. Bihan, and F. Bodin. HMPP: A hybrid multi-core parallel programming environment. In First Workshop on General Purpose Processing on Graphics Processing Units, October 2007."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000108"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815968"},{"key":"e_1_3_2_1_13_1","volume-title":"Ed.","author":"Khronos OpenCL Working Group","year":"2009","unstructured":"Khronos OpenCL Working Group . The OpenCL Specification. Aaftab Munshi , Ed. , 2009 . Khronos OpenCL Working Group. The OpenCL Specification. Aaftab Munshi, Ed., 2009."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488908"},{"volume-title":"CUDA Compute Unified Device Architecture - Programming Guide","year":"2007","key":"e_1_3_2_1_15_1","unstructured":"Nvidia. CUDA Compute Unified Device Architecture - Programming Guide , 2007 . Nvidia. CUDA Compute Unified Device Architecture - Programming Guide, 2007."},{"key":"e_1_3_2_1_16_1","volume-title":"May","author":"Architecture Review Board MP","year":"2008","unstructured":"Open MP Architecture Review Board . Open MP 3.0 Specification . http:\/\/www.openmp.org , May 2008 . OpenMP Architecture Review Board. OpenMP 3.0 Specification. http:\/\/www.openmp.org, May 2008."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488747"},{"issue":"1","key":"e_1_3_2_1_18_1","first-page":"179","article-title":"Overview of the architecture, circuit design, and physical implementation of a first-generation cell processor. Solid-State Circuits","volume":"41","author":"Pham D. C.","year":"2006","unstructured":"D. C. Pham and et. al. Overview of the architecture, circuit design, and physical implementation of a first-generation cell processor. Solid-State Circuits , IEEE Journal of , 41 ( 1 ): 179 -- 196 , 2006 . D. C. Pham and et. al. Overview of the architecture, circuit design, and physical implementation of a first-generation cell processor. Solid-State Circuits, IEEE Journal of, 41(1):179--196, 2006.","journal-title":"IEEE Journal of"},{"key":"e_1_3_2_1_19_1","unstructured":"The Portland Group. PGI Accelerator Programming Model for Fortran & C.  The Portland Group. PGI Accelerator Programming Model for Fortran & C."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1735970.1736044"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2010.28"},{"volume-title":"Sept.","year":"2013","key":"e_1_3_2_1_22_1","unstructured":"Xilinx. Zynq-7000 All Programmable SoC , Sept. 2013 . http:\/\/www.xilinx.com\/products\/silicon-devices\/soc\/zynq-7000\/. Xilinx. Zynq-7000 All Programmable SoC, Sept. 2013. http:\/\/www.xilinx.com\/products\/silicon-devices\/soc\/zynq-7000\/."}],"event":{"name":"FPGA'14: The 2014 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA'14"},"container-title":["Proceedings of the 2014 ACM\/SIGDA international symposium on Field-programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2554688.2554777","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,10]],"date-time":"2023-01-10T12:43:40Z","timestamp":1673354620000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2554688.2554777"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,2,26]]},"references-count":22,"alternative-id":["10.1145\/2554688.2554777","10.1145\/2554688"],"URL":"https:\/\/doi.org\/10.1145\/2554688.2554777","relation":{},"subject":[],"published":{"date-parts":[[2014,2,26]]},"assertion":[{"value":"2014-02-26","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}