{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,15]],"date-time":"2026-01-15T13:08:59Z","timestamp":1768482539605,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2014,2,26]],"date-time":"2014-02-26T00:00:00Z","timestamp":1393372800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,2,26]]},"DOI":"10.1145\/2554688.2554783","type":"proceedings-article","created":{"date-parts":[[2014,2,18]],"date-time":"2014-02-18T14:10:41Z","timestamp":1392732641000},"page":"21-30","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":26,"title":["Towards interconnect-adaptive packing for FPGAs"],"prefix":"10.1145","author":[{"given":"Jason","family":"Luu","sequence":"first","affiliation":[{"name":"University of Toronto, Toronto, ON, Canada"}]},{"given":"Jonathan","family":"Rose","sequence":"additional","affiliation":[{"name":"University of Toronto, Toronto, ON, Canada"}]},{"given":"Jason","family":"Anderson","sequence":"additional","affiliation":[{"name":"University of Toronto, Toronto, ON, Canada"}]}],"member":"320","published-online":{"date-parts":[[2014,2,26]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Altera Corporation. Stratix IV Device Family Overview. http:\/\/www.altera.com\/literature\/hb\/stratix-iv\/stx4_siv51001.pdf November 2009.  Altera Corporation. Stratix IV Device Family Overview. http:\/\/www.altera.com\/literature\/hb\/stratix-iv\/stx4_siv51001.pdf November 2009."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/553523"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/370155.370567"},{"key":"e_1_3_2_1_4_1","first-page":"117","volume-title":"Improving Timing-Driven FPGA Packing with Physical Information. Int'l Conf. on Field Programmable Logic and Applications","author":"Chen D.","year":"2007","unstructured":"D. Chen , K. Vorwerk , and A. Kennings . Improving Timing-Driven FPGA Packing with Physical Information. Int'l Conf. on Field Programmable Logic and Applications , pages 117 -- 123 , 2007 . D. Chen, K. Vorwerk, and A. Kennings. Improving Timing-Driven FPGA Packing with Physical Information. Int'l Conf. on Field Programmable Logic and Applications, pages 117--123, 2007."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/228370.228390"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/994706"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147035"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.915545"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950457"},{"key":"e_1_3_2_1_10_1","unstructured":"J. Luu J. Goeders T. Liu A. Marquardt I. Kuon J. Anderson J. Rose and V. Betz. VPR User's Manual (Version 7.0). http:\/\/code.google.com\/p\/vtr-verilog-to-routing\/downloads\/list 2013.  J. Luu J. Goeders T. Liu A. Marquardt I. Kuon J. Anderson J. Rose and V. Betz. VPR User's Manual (Version 7.0). http:\/\/code.google.com\/p\/vtr-verilog-to-routing\/downloads\/list 2013."},{"key":"e_1_3_2_1_11_1","volume-title":"Verilog-to-Routing 7.0. https:\/\/code.google.com\/p\/vtr-verilog-to-routing\/","author":"Luu J.","year":"2013","unstructured":"J. Luu , J. Goeders , M. Wainberg , A. Somerville , T. Yu , K. Nasartschuk , M. Nasr , S. Wang , T. Liu , N. Ahmed , K. B. Kent , J. Anderson , J. Rose , and V. Betz . Verilog-to-Routing 7.0. https:\/\/code.google.com\/p\/vtr-verilog-to-routing\/ , 2013 . J. Luu, J. Goeders, M. Wainberg, A. Somerville, T. Yu, K. Nasartschuk, M. Nasr, S. Wang, T. Liu, N. Ahmed, K. B. Kent, J. Anderson, J. Rose, and V. Betz. Verilog-to-Routing 7.0. https:\/\/code.google.com\/p\/vtr-verilog-to-routing\/, 2013."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296426"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/201310.201328"},{"key":"e_1_3_2_1_14_1","volume-title":"Titan: Eabling Large and Complex Benchmarks in Academic CAD","author":"Murray K. E.","year":"2013","unstructured":"K. E. Murray , S. Whitty , S. Liu , J. Luu , and V. Betz . Titan: Eabling Large and Complex Benchmarks in Academic CAD . 2013 . K. E. Murray, S. Whitty, S. Liu, J. Luu, and V. Betz. Titan: Eabling Large and Complex Benchmarks in Academic CAD. 2013."},{"key":"e_1_3_2_1_15_1","first-page":"877","volume":"2","author":"Ni G.","year":"2005","unstructured":"G. Ni , J. Tong , and J. Lai . A New FPGA Packing Algorithm Based on the Modeling Method for Logic Block. In IEEE Int'l Conf. on ASICs , volume 2 , pages 877 -- 880 , Oct. 2005 . G. Ni, J. Tong, and J. Lai. A New FPGA Packing Algorithm Based on the Modeling Method for Logic Block. In IEEE Int'l Conf. on ASICs, volume 2, pages 877--880, Oct. 2005.","journal-title":"In IEEE Int'l Conf. on ASICs"},{"key":"e_1_3_2_1_16_1","volume-title":"Academic Clustering and Placement Tools for Modern Field-Programmable Gate Array Architectures. Master's thesis","author":"Paladino D.","year":"2008","unstructured":"D. Paladino . Academic Clustering and Placement Tools for Modern Field-Programmable Gate Array Architectures. Master's thesis , University of Toronto , Toronto, Ontario , Canada, 2008 . D. Paladino. Academic Clustering and Placement Tools for Modern Field-Programmable Gate Array Architectures. Master's thesis, University of Toronto, Toronto, Ontario, Canada, 2008."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145708"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2005.1515759"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/605440.605448"},{"key":"e_1_3_2_1_20_1","first-page":"2345","volume-title":"Int'l Conf. on Solid-State and Integrated-Circuit Technology","author":"Wang K.","year":"2008","unstructured":"K. Wang , M. Yang , L. Wang , X. Zhou , and J. A Novel Packing Algorithm for Sparse Crossbar FPGA Architectures . In Int'l Conf. on Solid-State and Integrated-Circuit Technology , pages 2345 -- 2348 , 2008 . K. Wang, M. Yang, L. Wang, X. Zhou, and J. A Novel Packing Algorithm for Sparse Crossbar FPGA Architectures. In Int'l Conf. on Solid-State and Integrated-Circuit Technology, pages 2345--2348, 2008."},{"key":"e_1_3_2_1_21_1","unstructured":"Xilinx Inc. Xilinx Virtex-6 Family Overview. http:\/\/www.xilinx.com\/support\/documentation\/data_sheets\/ds150.pdf 2009.  Xilinx Inc. Xilinx Virtex-6 Family Overview. http:\/\/www.xilinx.com\/support\/documentation\/data_sheets\/ds150.pdf 2009."}],"event":{"name":"FPGA'14: The 2014 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","location":"Monterey California USA","acronym":"FPGA'14","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2014 ACM\/SIGDA international symposium on Field-programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2554688.2554783","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2554688.2554783","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:34:20Z","timestamp":1750232060000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2554688.2554783"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,2,26]]},"references-count":21,"alternative-id":["10.1145\/2554688.2554783","10.1145\/2554688"],"URL":"https:\/\/doi.org\/10.1145\/2554688.2554783","relation":{},"subject":[],"published":{"date-parts":[[2014,2,26]]},"assertion":[{"value":"2014-02-26","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}