{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,21]],"date-time":"2026-09-21T15:01:19Z","timestamp":1790002879802,"version":"4.0.1"},"reference-count":50,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2014,3,10]],"date-time":"2014-03-10T00:00:00Z","timestamp":1394409600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100002920","name":"Research Grants Council, University Grants Committee, Hong Kong","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002920","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100007069","name":"Oklahoma State University","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100007069","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100004926","name":"Texas Higher Education Coordinating Board","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004926","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000144","name":"Division of Computer and Network Systems","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000144","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2014,12,5]]},"abstract":"<jats:p>The recent emergence of various Non-Volatile Memories (NVMs), with many attractive characteristics such as low leakage power and high-density, provides us with a new way of addressing the memory power consumption problem. In this article, we target embedded CMPs, and propose a novel Hybrid Scratch Pad Memory (HSPM) architecture which consists of SRAM and NVM to take advantage of the ultra-low leakage power, high density of NVM, and fast access of SRAM. A novel data allocation algorithm as well as an algorithm to determine the NVM\/SRAM ratio for the novel HSPM architecture are proposed. The experimental results show that the data allocation algorithm can reduce the memory access time by 33.51% and the dynamic energy consumption by 16.81% on average for the HSPM architecture when compared with a greedy algorithm. The NVM\/SRAM size determination algorithm can further reduce the memory access time by 14.7% and energy consumption by 20.1% on average.<\/jats:p>","DOI":"10.1145\/2560019","type":"journal-article","created":{"date-parts":[[2014,3,18]],"date-time":"2014-03-18T12:09:07Z","timestamp":1395144547000},"page":"1-25","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":20,"title":["Management and optimization for nonvolatile memory-based hybrid scratchpad memory on multicore embedded processors"],"prefix":"10.1145","volume":"13","author":[{"given":"Jingtong","family":"Hu","sequence":"first","affiliation":[{"name":"University of Texas at Dallas, Stillwater, OK"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Qingfeng","family":"Zhuge","sequence":"additional","affiliation":[{"name":"Chongqing University, Chongqing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chun Jason","family":"Xue","sequence":"additional","affiliation":[{"name":"City University of Hong Kong, Kowloon, Hong Kong"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Wei-Che","family":"Tseng","sequence":"additional","affiliation":[{"name":"University of Texas at Dallas, Richardson, TX"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Edwin H.-M.","family":"Sha","sequence":"additional","affiliation":[{"name":"Chongqing University and University of Texas at Dallas, Chongqing, China and Richardson, TX"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2014,3,10]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/502217.502223"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/581888.581891"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/774789.774805"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.82"},{"key":"e_1_2_1_6_1","volume-title":"Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe (DATE'10)","author":"Che W.","unstructured":"W. Che , A. Panda , and K. S. Chatha . 2010. Compilation of stream programs for multicore processors that incorporate scratchpad memories . In Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe (DATE'10) . 1118--1123. W. Che, A. Panda, and K. S. Chatha. 2010. Compilation of stream programs for multicore processors that incorporate scratchpad memories. In Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe (DATE'10). 1118--1123."},{"key":"e_1_2_1_7_1","volume-title":"Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe (DATE'10)","author":"Chen Y.","unstructured":"Y. Chen , H. Li , X. Wang , W. Zhu , W. Xu , and T. Zhang . 2010. A nondestructive self-reference scheme for spin-transfer torque random access memory (stt-ram) . In Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe (DATE'10) . 148--153. Y. Chen, H. Li, X. Wang, W. Zhu, W. Xu, and T. Zhang. 2010. A nondestructive self-reference scheme for spin-transfer torque random access memory (stt-ram). In Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe (DATE'10). 148--153."},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594261"},{"key":"e_1_2_1_9_1","unstructured":"D. Culler J. P. Singh and A. Gupta. 1998. Parallel Computer Architecture: A Hardware\/Software Approach. 1st Ed. Morgan Kaufmann.   D. Culler J. P. Singh and A. Gupta. 1998. Parallel Computer Architecture: A Hardware\/Software Approach. 1st Ed. Morgan Kaufmann."},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630086"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/1233791.1233799"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687449"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391610"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-012-0703-5"},{"key":"e_1_2_1_15_1","volume-title":"Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe (DATE'10)","author":"Ferreira A. P.","unstructured":"A. P. Ferreira , M. Zhou , S. Bock , B. Childers , R. Melhem , and D. Moss\u00e9 . 2010. Increasing pcm main memory lifetime . In Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe (DATE'10) . 914--919. A. P. Ferreira, M. Zhou, S. Bock, B. Childers, R. Melhem, and D. Moss\u00e9. 2010. Increasing pcm main memory lifetime. In Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe (DATE'10). 914--919."},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2011.79"},{"key":"e_1_2_1_17_1","volume-title":"Proceedings of the International Symposium on Low-Power Electronics and Design (ISLPED'09)","author":"Hosomi M.","unstructured":"M. Hosomi , H. Yamagishi . et al. 2005. A novel nonvolatile memory with spin torque transfer magnetization switching: Spin-ram . In Proceedings of the International Symposium on Low-Power Electronics and Design (ISLPED'09) . 459--462. M. Hosomi, H. Yamagishi. et al. 2005. A novel nonvolatile memory with spin torque transfer magnetization switching: Spin-ram. In Proceedings of the International Symposium on Low-Power Electronics and Design (ISLPED'09). 459--462."},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2097307"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837363"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/SASP.2010.5521139"},{"key":"e_1_2_1_21_1","volume-title":"Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe (DATE'11)","author":"Hu J.","year":"2011","unstructured":"J. Hu , C. J. Xue , Q. Zhuge , W.-C. Tseng , and E. H.-M. Sha . 2011 . Towards energy efficient hybrid on-chip scratch pad memory with non-volatile memory . In Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe (DATE'11) . 1--6. J. Hu, C. J. Xue, Q. Zhuge, W.-C. Tseng, and E. H.-M. Sha. 2011. Towards energy efficient hybrid on-chip scratch pad memory with non-volatile memory. In Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe (DATE'11). 1--6."},{"key":"e_1_2_1_22_1","article-title":"Data allocation optimization for hybrid scratch pad memory with sram and non-volatile memory","author":"Hu J.","year":"2012","unstructured":"J. Hu , C. J. Xue , Q. Zhuge , W.-C. Tseng , and E. H.-M. Sha . 2012 a. Data allocation optimization for hybrid scratch pad memory with sram and non-volatile memory . IEEE Trans. VLSI Syst., 1--9. J. Hu, C. J. Xue, Q. Zhuge, W.-C. Tseng, and E. H.-M. Sha. 2012a. Data allocation optimization for hybrid scratch pad memory with sram and non-volatile memory. IEEE Trans. VLSI Syst., 1--9.","journal-title":"IEEE Trans. VLSI Syst., 1--9."},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2442116.2442127"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2012.120"},{"key":"e_1_2_1_25_1","volume-title":"Proceedings of the 1st Workshop on Software Tools for Multi-Core Systems (STMCS'06)","author":"Hu Z.","unstructured":"Z. Hu , G. Gerfin , B. Dobry , and G. R. Gao . 2006. Programming experience on cyclops-64 multi-core chip architecture . In Proceedings of the 1st Workshop on Software Tools for Multi-Core Systems (STMCS'06) . Z. Hu, G. Gerfin, B. Dobry, and G. R. Gao. 2006. Programming experience on cyclops-64 multi-core chip architecture. In Proceedings of the 1st Workshop on Software Tools for Multi-Core Systems (STMCS'06)."},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2011.5958221"},{"key":"e_1_2_1_27_1","volume-title":"Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe (DATE'10)","author":"Joo Y.","unstructured":"Y. Joo , D. Niu , X. Dong , G. Sun , N. Chang , and Y. Xie . 2010. Energy- and endurance-aware design of phase change memory caches . In Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe (DATE'10) . 136--141. Y. Joo, D. Niu, X. Dong, G. Sun, N. Chang, and Y. Xie. 2010. Energy- and endurance-aware design of phase change memory caches. In Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe (DATE'10). 136--141."},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382555"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.859478"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/513918.513974"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333738"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/INTERACT.2012.6339622"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024819"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/1366110.1366204"},{"key":"e_1_2_1_36_1","volume-title":"Tech. Rep. HPL-2009-85, HP Laboratories.","author":"Muralimanohar N.","year":"2009","unstructured":"N. Muralimanohar , R. Balasubramonian , and N. P. Jouppi . 2009 . Cacti 6.0: A tool to model large caches. Tech. Rep. HPL-2009-85, HP Laboratories. N. Muralimanohar, R. Balasubramonian, and N. P. Jouppi. 2009. Cacti 6.0: A tool to model large caches. Tech. Rep. HPL-2009-85, HP Laboratories."},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.115"},{"key":"e_1_2_1_38_1","volume-title":"Proceedings of the European Design and Test Conference (EDTC'97)","author":"Panda P. R.","unstructured":"P. R. Panda , N. D. Dutt , and A. Nicolau . 1997. Efficient utilization of scratch-pad memory in embedded processor applications . In Proceedings of the European Design and Test Conference (EDTC'97) . P. R. Panda, N. D. Dutt, and A. Nicolau. 1997. Efficient utilization of scratch-pad memory in embedded processor applications. In Proceedings of the European Design and Test Conference (EDTC'97)."},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2180441"},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/1785481.1785503"},{"key":"e_1_2_1_42_1","volume-title":"Proceedings of the International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES'98)","author":"Sj\u00f6din J.","unstructured":"J. Sj\u00f6din , B. Fr\u00f6derberg , and L. Thomas . 1998. Allocation of global data objects in on-chip ram . In Proceedings of the International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES'98) . 1--5. J. Sj\u00f6din, B. Fr\u00f6derberg, and L. Thomas. 1998. Allocation of global data objects in on-chip ram. In Proceedings of the International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES'98). 1--5."},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/502217.502221"},{"key":"e_1_2_1_44_1","volume-title":"Proceedings of the 18th IEEE\/IFIP VLSI System on Chip Conference (VLSI-SOC'10)","author":"Tseng W.-C.","year":"2010","unstructured":"W.-C. Tseng , C. J. Xue , Q. Zhuge , J. Hu , and E. H.-M. Sha . 2010 . Optimal scheduling to minimize non-volatile memory access time with hardware cache . In Proceedings of the 18th IEEE\/IFIP VLSI System on Chip Conference (VLSI-SOC'10) . 131--136. W.-C. Tseng, C. J. Xue, Q. Zhuge, J. Hu, and E. H.-M. Sha. 2010. Optimal scheduling to minimize non-volatile memory access time with hardware cache. In Proceedings of the 18th IEEE\/IFIP VLSI System on Chip Conference (VLSI-SOC'10). 131--136."},{"key":"e_1_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/951710.951747"},{"key":"e_1_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/1151074.1151085"},{"key":"e_1_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2012.6288188"},{"key":"e_1_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555761"},{"key":"e_1_2_1_49_1","volume-title":"Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe (DATE'09)","author":"Wu X.","unstructured":"X. Wu , J. Li , L. Zhang , E. Speight , and Y. Xie . 2009. Power and performance of read-write aware hybrid caches with non-volatile memories . In Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe (DATE'09) . 737--742. X. Wu, J. Li, L. Zhang, E. Speight, and Y. Xie. 2009. Power and performance of read-write aware hybrid caches with non-volatile memories. In Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe (DATE'09). 737--742."},{"key":"e_1_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/1148015.1148016"},{"key":"e_1_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555759"}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2560019","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2560019","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:10:25Z","timestamp":1750234225000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2560019"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,3,10]]},"references-count":50,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2014,12,5]]}},"alternative-id":["10.1145\/2560019"],"URL":"https:\/\/doi.org\/10.1145\/2560019","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"value":"1539-9087","type":"print"},{"value":"1558-3465","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,3,10]]},"assertion":[{"value":"2011-12-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2012-10-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2014-03-10","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}