{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:06:19Z","timestamp":1761581179616,"version":"3.41.0"},"reference-count":36,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2014,3,10]],"date-time":"2014-03-10T00:00:00Z","timestamp":1394409600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Spanish Ministry of Education, Culture and Sports","award":["TIN2009-09806, AYA2009-13300"],"award-info":[{"award-number":["TIN2009-09806, AYA2009-13300"]}]},{"name":"Spanish Government and European ERDF","award":["TIN2010-21291-C02-01"],"award-info":[{"award-number":["TIN2010-21291-C02-01"]}]},{"name":"European ESF","award":["gaZ: T48"],"award-info":[{"award-number":["gaZ: T48"]}]},{"name":"HiPEAC","award":["HiPEAC-3, FP7\/ICT 287759"],"award-info":[{"award-number":["HiPEAC-3, FP7\/ICT 287759"]}]},{"name":"Autonomous Aragon Government"},{"name":"Consolider CSD2007-00050"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2014,12,5]]},"abstract":"<jats:p>This article presents a methodology for building real-time reconfigurable systems that ensures that all the temporal constraints of a set of applications are met while optimizing the utilization of the available reconfigurable resources. Starting from a static platform that meets all the real-time deadlines, our approach takes advantage of runtime reconfiguration in order to reduce the area needed while guaranteeing that all the deadlines are still met. This goal is achieved by identifying which tasks must be always ready for execution in order to meet the deadlines and by means of a methodology that also allows reducing the area requirements.<\/jats:p>","DOI":"10.1145\/2560037","type":"journal-article","created":{"date-parts":[[2014,3,18]],"date-time":"2014-03-18T12:09:07Z","timestamp":1395144547000},"page":"1-24","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":9,"title":["An approach to manage reconfigurations and reduce area cost in hard real-time reconfigurable systems"],"prefix":"10.1145","volume":"13","author":[{"given":"Juan Antonio","family":"Clemente","sequence":"first","affiliation":[{"name":"Universidad Complutense de Madrid, Madrid, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Javier","family":"Resano","sequence":"additional","affiliation":[{"name":"Universidad de Zaragoza, Zaragoza, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daniel","family":"Mozos","sequence":"additional","affiliation":[{"name":"Universidad Complutense de Madrid, Madrid, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2014,3,10]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"Altera. 2011a. Quartus II Web Edition. https:\/\/www.altera.com\/download\/software\/quartus-ii-we.  Altera. 2011a. Quartus II Web Edition. https:\/\/www.altera.com\/download\/software\/quartus-ii-we."},{"key":"e_1_2_1_2_1","unstructured":"Altera. 2011b. Stratix V FPGAS: Built for Bandwidth. http:\/\/www.altera.com\/products\/devices\/stratix-fpgas\/stratix-v\/stxv-index.jsp.  Altera. 2011b. Stratix V FPGAS: Built for Bandwidth. http:\/\/www.altera.com\/products\/devices\/stratix-fpgas\/stratix-v\/stxv-index.jsp."},{"key":"e_1_2_1_3_1","unstructured":"Altera. 2011c. Nios II Processor: The World's Most Versatile Embedded Processor. http:\/\/www.altera.com\/products\/ip\/processors\/nios2\/ni2-index.html.  Altera. 2011c. Nios II Processor: The World's Most Versatile Embedded Processor. http:\/\/www.altera.com\/products\/ip\/processors\/nios2\/ni2-index.html."},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2003490"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1147\/sj.52.0078"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.30"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2009.12.003"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2015739"},{"volume-title":"Proceedings of the International Conference on Field Programmable Logic and Applications (FPL'06)","year":"2006","author":"Danne K.","key":"e_1_2_1_9_1"},{"volume-title":"Proceedings of the International Conference on Field Programmable Logic and Applications. 568--573","year":"2005","author":"Danne K.","key":"e_1_2_1_10_1"},{"volume-title":"Proceedings of the Design, Automation Test in Europe Conference Exhibition (DATE'07)","year":"2007","author":"Dittmann F.","key":"e_1_2_1_11_1"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2010.07.016"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/993396.993398"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1155\/2011\/121353"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/275107.275121"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676696"},{"volume-title":"Proceedings of the Design, Automation Test in Europe Conference Exhibition (DATE'10)","year":"2010","author":"Kooti H.","key":"e_1_2_1_17_1"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503076"},{"volume-title":"Proceedings of the International Conference on Field Programmable Logic and Applications (FPL'07)","year":"2007","author":"Lubbers E.","key":"e_1_2_1_19_1"},{"key":"e_1_2_1_20_1","unstructured":"IBM Microelectronics. 1999. CoreConnect Bus Architecture A 32- 64- 128-bit core on-chip bus standard. http:\/\/www-01.ibm.com\/chips\/techlib.nsf\/products\/CoreConnect_Bus_Architecture.  IBM Microelectronics. 1999. CoreConnect Bus Architecture A 32- 64- 128-bit core on-chip bus standard. http:\/\/www-01.ibm.com\/chips\/techlib.nsf\/products\/CoreConnect_Bus_Architecture."},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1596532.1596537"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/774789.774831"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/993396.993404"},{"key":"e_1_2_1_24_1","unstructured":"OpenCores. 2011. Open Cores Newsletter. http:\/\/opencores.org\/newsletter 2011 02.  OpenCores. 2011. Open Cores Newsletter. http:\/\/opencores.org\/newsletter 2011 02."},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000974"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2009.49"},{"volume-title":"Proceedings of the International Conference on Field Programmable Logic and Applications (FPL'08)","year":"2008","author":"So H. K.-H.","key":"e_1_2_1_27_1"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2008.7"},{"volume-title":"Proceedings of the 24th IEEE Real-Time Systems Symposium (RTSS'03)","year":"2003","author":"Steiger C.","key":"e_1_2_1_30_1"},{"key":"e_1_2_1_31_1","unstructured":"Xilinx. 2005. Local memory bus (LMB) v1.0 (v1.00a). http:\/\/www.xilinx.com\/support\/documentation\/ip_documentation\/lmb.pdf.  Xilinx. 2005. Local memory bus (LMB) v1.0 (v1.00a). http:\/\/www.xilinx.com\/support\/documentation\/ip_documentation\/lmb.pdf."},{"key":"e_1_2_1_32_1","unstructured":"Xilinx. 2009. PlanAhead User Guide UG632 (v11.4). http:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx11\/PlanAhead_UserGuide.pdf.  Xilinx. 2009. PlanAhead User Guide UG632 (v11.4). http:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx11\/PlanAhead_UserGuide.pdf."},{"key":"e_1_2_1_33_1","unstructured":"Xilinx. 2010. EDK. http:\/\/www.xilinx.com\/support\/documentation\/dt_edk_edk12-3.htm.  Xilinx. 2010. EDK. http:\/\/www.xilinx.com\/support\/documentation\/dt_edk_edk12-3.htm."},{"key":"e_1_2_1_34_1","unstructured":"Xilinx. 2012a. MicroBlaze Processor Reference Guide UG081 (v13.4). http:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx13_3\/mb_ref_guide.\/pdf.  Xilinx. 2012a. MicroBlaze Processor Reference Guide UG081 (v13.4). http:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx13_3\/mb_ref_guide.\/pdf."},{"key":"e_1_2_1_35_1","unstructured":"Xilinx. 2012b. Partial Reconfiguration User Guide UG702 (v 14.1). http:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx14_1\/ug702.pdf.  Xilinx. 2012b. Partial Reconfiguration User Guide UG702 (v 14.1). http:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx14_1\/ug702.pdf."},{"key":"e_1_2_1_36_1","unstructured":"Xilinx. 2012c. Virtex-5 FPGA User Guide UG190 (v5.4). http:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ug190.pdf.  Xilinx. 2012c. Virtex-5 FPGA User Guide UG190 (v5.4). http:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ug190.pdf."},{"key":"e_1_2_1_37_1","unstructured":"Xilinx. 2012d. Virtex-6 family overview DS150 (v2.4). http:\/\/www.xilinx.com\/support\/documentation\/data_sheets\/ds150.pdf.  Xilinx. 2012d. Virtex-6 family overview DS150 (v2.4). http:\/\/www.xilinx.com\/support\/documentation\/data_sheets\/ds150.pdf."}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2560037","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2560037","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:10:21Z","timestamp":1750234221000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2560037"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,3,10]]},"references-count":36,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2014,12,5]]}},"alternative-id":["10.1145\/2560037"],"URL":"https:\/\/doi.org\/10.1145\/2560037","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"type":"print","value":"1539-9087"},{"type":"electronic","value":"1558-3465"}],"subject":[],"published":{"date-parts":[[2014,3,10]]},"assertion":[{"value":"2011-11-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2013-10-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2014-03-10","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}