{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:52:09Z","timestamp":1750308729843,"version":"3.41.0"},"reference-count":23,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2014,2,1]],"date-time":"2014-02-01T00:00:00Z","timestamp":1391212800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["856039"],"award-info":[{"award-number":["856039"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["J. Emerg. Technol. Comput. Syst."],"published-print":{"date-parts":[[2014,2]]},"abstract":"<jats:p>Threshold logic gates allow for complex multiinput functions to be implemented using a single gate thereby reducing the power and area of a circuit. Clocked threshold gates are nanopipelined to increase network throughput. It is shown that synthesis methods that do not consider the synchronization of the nanopipeline can produce an enormous amount of buffers. The proposed algorithm synthesizes a Boolean network into a nanopipelined threshold logic network by minimizing not only the number of combinational clusters but also the associated buffer insertion overhead.<\/jats:p>","DOI":"10.1145\/2564924","type":"journal-article","created":{"date-parts":[[2014,3,4]],"date-time":"2014-03-04T13:24:59Z","timestamp":1393939499000},"page":"1-17","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Nanopipelined threshold network synthesis"],"prefix":"10.1145","volume":"10","author":[{"given":"Luke","family":"Pierce","sequence":"first","affiliation":[{"name":"Southern Illinois University Carbondale"}]},{"given":"Spyros","family":"Tragoudas","sequence":"additional","affiliation":[{"name":"Southern Illinois University Carbondale"}]}],"member":"320","published-online":{"date-parts":[[2014,3,6]]},"reference":[{"volume-title":"Proceedings of the 13th IEEE International Conference on Electronics, Circuits and Systems. 1049--1052","author":"Bol D.","unstructured":"D. Bol , J.-D. Legat , J. Quintana , and M. Avedillo . 2006. Monostable-bistable transition logic elements: Threshold logic vs. Boolean logic comparison . In Proceedings of the 13th IEEE International Conference on Electronics, Circuits and Systems. 1049--1052 . D. Bol, J.-D. Legat, J. Quintana, and M. Avedillo. 2006. Monostable-bistable transition logic elements: Threshold logic vs. Boolean logic comparison. In Proceedings of the 13th IEEE International Conference on Electronics, Circuits and Systems. 1049--1052.","key":"e_1_2_1_1_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_2_1","DOI":"10.1109\/TC.2010.116"},{"doi-asserted-by":"publisher","key":"e_1_2_1_3_1","DOI":"10.1109\/DFT.2008.44"},{"doi-asserted-by":"publisher","key":"e_1_2_1_4_1","DOI":"10.1109\/ISQED.2007.12"},{"volume-title":"Proceedings of the Asia and South Pacific Design Automation Conference (ASPDAC). 125--130","author":"Gowda T.","unstructured":"T. Gowda and S. Vrudhula . 2008. Decomposition based approach for synthesis of multi-level threshold logic circuits . In Proceedings of the Asia and South Pacific Design Automation Conference (ASPDAC). 125--130 . T. Gowda and S. Vrudhula. 2008. Decomposition based approach for synthesis of multi-level threshold logic circuits. In Proceedings of the Asia and South Pacific Design Automation Conference (ASPDAC). 125--130.","key":"e_1_2_1_5_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_6_1","DOI":"10.1109\/TCAD.2010.2100232"},{"doi-asserted-by":"publisher","key":"e_1_2_1_7_1","DOI":"10.1109\/TNANO.2004.842069"},{"doi-asserted-by":"publisher","key":"e_1_2_1_8_1","DOI":"10.1109\/43.331401"},{"key":"e_1_2_1_9_1","volume-title":"Proceedings of the 2nd IEEE Asia Pacific Conference on ASICs. 33--36","author":"Huang H.-Y.","year":"2000","unstructured":"H.-Y. Huang and T.-N. Wang . 2000 . CMOS capacitor coupling logic (c3l) circuits . In Proceedings of the 2nd IEEE Asia Pacific Conference on ASICs. 33--36 . H.-Y. Huang and T.-N. Wang. 2000. CMOS capacitor coupling logic (c3l) circuits. In Proceedings of the 2nd IEEE Asia Pacific Conference on ASICs. 33--36."},{"volume-title":"Proceedings of the IEEE International Solid-State Circuits Conference. 320--321","author":"Kotani K.","unstructured":"K. Kotani , T. Shibata , M. Imai , and T. Ohmi . 1995. Clocked-neuron-MOS logic circuits employing auto-threshold-adjustment . In Proceedings of the IEEE International Solid-State Circuits Conference. 320--321 , 388. K. Kotani, T. Shibata, M. Imai, and T. Ohmi. 1995. Clocked-neuron-MOS logic circuits employing auto-threshold-adjustment. In Proceedings of the IEEE International Solid-State Circuits Conference. 320--321, 388.","key":"e_1_2_1_10_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_11_1","DOI":"10.1109\/82.663810"},{"doi-asserted-by":"publisher","key":"e_1_2_1_12_1","DOI":"10.1145\/288548.288586"},{"volume-title":"Threshold Logic and Its Applications","author":"Muroga S.","unstructured":"S. Muroga . 1972. Threshold Logic and Its Applications , John Wiley & Sons . S. Muroga. 1972. Threshold Logic and Its Applications, John Wiley & Sons.","key":"e_1_2_1_13_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_14_1","DOI":"10.1109\/T-C.1970.223046"},{"doi-asserted-by":"publisher","key":"e_1_2_1_15_1","DOI":"10.1109\/92.894161"},{"doi-asserted-by":"publisher","key":"e_1_2_1_16_1","DOI":"10.1145\/2287696.2287702"},{"doi-asserted-by":"publisher","key":"e_1_2_1_17_1","DOI":"10.1145\/1785481.1785545"},{"volume-title":"Proceedings of the 15th IEEE International Conference on Electronics, Circuits and Systems (ICECS). 938--941","author":"Quintana J.","unstructured":"J. Quintana and M. Avedillo . 2008. Analysis of the critical rise time in mobile-based circuits . In Proceedings of the 15th IEEE International Conference on Electronics, Circuits and Systems (ICECS). 938--941 . J. Quintana and M. Avedillo. 2008. Analysis of the critical rise time in mobile-based circuits. In Proceedings of the 15th IEEE International Conference on Electronics, Circuits and Systems (ICECS). 938--941.","key":"e_1_2_1_19_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_20_1","DOI":"10.1145\/157485.164907"},{"doi-asserted-by":"publisher","key":"e_1_2_1_21_1","DOI":"10.1109\/TCSI.2008.923432"},{"doi-asserted-by":"publisher","key":"e_1_2_1_22_1","DOI":"10.1109\/T-C.1974.223885"},{"unstructured":"L.-T. Wang Y.-W. Chang and K. T. Cheng Eds. 2009. Electronic Design Automation: Synthesis Verification and Test. Morgan Kaufmann.  L.-T. Wang Y.-W. Chang and K. T. Cheng Eds. 2009. Electronic Design Automation: Synthesis Verification and Test. Morgan Kaufmann.","key":"e_1_2_1_23_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_24_1","DOI":"10.1109\/TCAD.2004.839468(410) 24"}],"container-title":["ACM Journal on Emerging Technologies in Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2564924","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2564924","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T20:14:53Z","timestamp":1750277693000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2564924"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,2]]},"references-count":23,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2014,2]]}},"alternative-id":["10.1145\/2564924"],"URL":"https:\/\/doi.org\/10.1145\/2564924","relation":{},"ISSN":["1550-4832","1550-4840"],"issn-type":[{"type":"print","value":"1550-4832"},{"type":"electronic","value":"1550-4840"}],"subject":[],"published":{"date-parts":[[2014,2]]},"assertion":[{"value":"2012-01-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2013-01-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2014-03-06","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}