{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:17:56Z","timestamp":1750306676169,"version":"3.41.0"},"reference-count":32,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2014,3,1]],"date-time":"2014-03-01T00:00:00Z","timestamp":1393632000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100003621","name":"Ministry of Science, ICT and Future Planning","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003621","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004085","name":"Ministry of Education, Science and Technology","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004085","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2014,3]]},"abstract":"<jats:p>\n            While programmable accelerators such as application-specific processors and reconfigurable architectures can dramatically speed up compute-intensive\n            <jats:italic>kernels<\/jats:italic>\n            of an application,\n            <jats:italic>application performance<\/jats:italic>\n            can still be severely limited by the communication between processors. To minimize the communication overhead, a shared memory such as a scratchpad memory may be employed between the main processor and the accelerator coprocessor. However, this setup poses a significant challenge to the main processor, which now must manage data on the scratchpad explicitly, resulting in superfluous data copying due to the inflexibility of a scratchpad. In this article, we present an enhancement of a scratchpad,\n            <jats:italic>Configurable Range Memory<\/jats:italic>\n            (CRM), whose address range can be reprogrammed to minimize unnecessary data copying between processors and therefore promote data reuse on the accelerator, and also present a software management algorithm for the CRM. Our experimental results involving detailed simulation of full multimedia applications demonstrate that our CRM architecture can reduce the communication overhead quite effectively, reducing the kernel execution time by up to 28% and the application runtime by up to 12.8%, in addition to considerable system energy reduction, compared to the conventional architecture based on a scratchpad.\n          <\/jats:p>","DOI":"10.1145\/2566662","type":"journal-article","created":{"date-parts":[[2014,3,24]],"date-time":"2014-03-24T13:45:50Z","timestamp":1395668750000},"page":"1-22","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Configurable range memory for effective data reuse on programmable accelerators"],"prefix":"10.1145","volume":"19","author":[{"given":"Jongeun","family":"Lee","sequence":"first","affiliation":[{"name":"UNIST, Ulsan, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seongseok","family":"Seo","sequence":"additional","affiliation":[{"name":"UNIST, Ulsan, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jongkyung","family":"Paek","sequence":"additional","affiliation":[{"name":"Seoul National University, Seoul, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kiyoung","family":"Choi","sequence":"additional","affiliation":[{"name":"Seoul National University, Seoul, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2014,3,28]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"ARM. 2003. ARM926EJ-S Technical Reference Manual. ARM.  ARM. 2003. ARM926EJ-S Technical Reference Manual. ARM."},{"key":"e_1_2_1_2_1","unstructured":"ARM. 2005. PrimeCell AXI Configurable Interconnect (PL300) Technical Reference Manual. ARM.  ARM. 2005. PrimeCell AXI Configurable Interconnect (PL300) Technical Reference Manual. ARM."},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/774789.774805"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1621960.1621968"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.49"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-12133-3_40"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/224538.224622"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-007-0035-4"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/367072.367839"},{"volume-title":"Proceedings of the International Symposium on High-Performance Computer Architecture. 312--320","author":"Hou R.","key":"e_1_2_1_11_1"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1993498.1993516"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.260"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2086696.2086711"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1755951.1755892"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2161217"},{"volume-title":"Proceedings of the 30th Annual ACM\/IEEE International Symposium on Microarchitecture (MICRO'30)","author":"Lee C.","key":"e_1_2_1_17_1"},{"key":"e_1_2_1_18_1","doi-asserted-by":"crossref","unstructured":"K. Lee A. Shrivastava N. Dutt and N. Venkatasubramanian. 2008. Data partitioning techniques for partially protected caches to reduce soft error induced failures. In Distributed Embedded Systems: Design Middleware and Resources (DIPES). 213--225.  K. Lee A. Shrivastava N. Dutt and N. Venkatasubramanian. 2008. Data partitioning techniques for partially protected caches to reduce soft error induced failures. In Distributed Embedded Systems: Design Middleware and Resources (DIPES). 213--225.","DOI":"10.1007\/978-0-387-09661-2_21"},{"volume-title":"Proceedings of the Design Automation and Test in Europe (DATE'04)","author":"Mei B.","key":"e_1_2_1_19_1"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.30"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1244002.1244160"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454140"},{"key":"e_1_2_1_23_1","unstructured":"D. Patterson and J. Hennessy. 2008. Computer Organization and Design: The Hardware\/Software Interface 4th Ed. Morgan Kaufmann.   D. Patterson and J. Hennessy. 2008. Computer Organization and Design: The Hardware\/Software Interface 4th Ed. Morgan Kaufmann."},{"key":"e_1_2_1_24_1","unstructured":"M. Prvulovic D. Marinov Z. Dimitrijevic and V. Milutinovic. 1999. Split temporal\/spatial caches: A survey and reevaluation of performance. IEEE TCCA Newsl. 1--10.  M. Prvulovic D. Marinov Z. Dimitrijevic and V. Milutinovic. 1999. Split temporal\/spatial caches: A survey and reevaluation of performance. IEEE TCCA Newsl. 1--10."},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1086297.1086310"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.859540"},{"volume-title":"Computer Architecture: Special Issue on Distributed Shared Memory and Related Issues. 11--16.","year":"1997","author":"Tomasko M.","key":"e_1_2_1_27_1"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1016720.1016748"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/844128.844146"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105748"},{"volume-title":"Proceedings of the Compcon'96","author":"Witek R.","key":"e_1_2_1_31_1"},{"volume-title":"Proceedings of the International Conference on Signal Processing and Technology (ICSPAT'94)","author":"V.","key":"e_1_2_1_32_1"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2566662","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2566662","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:01:01Z","timestamp":1750230061000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2566662"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,3]]},"references-count":32,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2014,3]]}},"alternative-id":["10.1145\/2566662"],"URL":"https:\/\/doi.org\/10.1145\/2566662","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"type":"print","value":"1084-4309"},{"type":"electronic","value":"1557-7309"}],"subject":[],"published":{"date-parts":[[2014,3]]},"assertion":[{"value":"2012-05-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2013-11-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2014-03-28","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}