{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:19:57Z","timestamp":1750306797834,"version":"3.41.0"},"reference-count":17,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2014,4,1]],"date-time":"2014-04-01T00:00:00Z","timestamp":1396310400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001868","name":"National Science Council Taiwan","doi-asserted-by":"publisher","award":["NSC 100-2221-E-007-043-MY3"],"award-info":[{"award-number":["NSC 100-2221-E-007-043-MY3"]}],"id":[{"id":"10.13039\/501100001868","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["J. Emerg. Technol. Comput. Syst."],"published-print":{"date-parts":[[2014,4]]},"abstract":"<jats:p>IP reuse methodology has been used extensively in SoC (system-on-chip) design. In this reuse methodology, while design and implementation costs are saved, manufacturing cost is not. To further reduce the cost, this reuse concept has been proposed at mask and die level in three-dimensional integrated circuits (3D-IC). In order to achieve manufacturing reuse, in this article, we propose a new methodology for designing a global clock tree in 3D-IC. The objective is to extend an existing clock tree in 2D IC to 3D IC, taking into consideration the wirelength, clock skew, and the number of TSVs. Compared with NNG- and 3D-MMM-based methods, our proposed method reduces the wirelength of the new die and the skew of the global 3D clock tree on average, 5.85% and 2.3%, and 76.92% and 48.7%, respectively. In more than two die design, the average improvements of the wirelength and clock skew of our method as compared with the 3D-MMM-based method are 4.23% and 46.84%, respectively.<\/jats:p>","DOI":"10.1145\/2567668","type":"journal-article","created":{"date-parts":[[2014,5,2]],"date-time":"2014-05-02T13:45:52Z","timestamp":1399038352000},"page":"1-22","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Clock-Tree Synthesis with Methodology of Reuse in 3D-IC"],"prefix":"10.1145","volume":"10","author":[{"given":"Fu-Wei","family":"Chen","sequence":"first","affiliation":[{"name":"National Tsing Hua University, Hsinchu, Taiwan"}]},{"given":"Tingting","family":"Hwang","sequence":"additional","affiliation":[{"name":"National Tsing Hua University, Hsinchu, Taiwan"}]}],"member":"320","published-online":{"date-parts":[[2014,5,6]]},"reference":[{"volume-title":"Proceedings of the Quality of Electronic Design Conference (ISQED'09)","author":"Alam S. M.","key":"e_1_2_1_1_1","unstructured":"S. M. Alam , S. P. R. E. Jones , and A. Jain . 2009. Wafer level 3-d ics process technology . In Proceedings of the Quality of Electronic Design Conference (ISQED'09) . IEEE, 569--575. S. M. Alam, S. P. R. E. Jones, and A. Jain. 2009. Wafer level 3-d ics process technology. In Proceedings of the Quality of Electronic Design Conference (ISQED'09). IEEE, 569--575."},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/293625.293628"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/157485.165066"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2009.0118"},{"key":"e_1_2_1_6_1","unstructured":"IBM. 2000. GSRC IBM benchmark. http:\/\/vlsicad.ucsd.edu\/GSRC\/bookshelf\/Slots\/BST\/.  IBM. 2000. GSRC IBM benchmark. http:\/\/vlsicad.ucsd.edu\/GSRC\/bookshelf\/Slots\/BST\/."},{"key":"e_1_2_1_7_1","volume-title":"ISPD 2009 clock network synthesis contest benchmark. http:\/\/ispd.cc\/contests\/09\/ispd09cts.html.","author":"ISPD.","year":"2009","unstructured":"ISPD. 2009 . ISPD 2009 clock network synthesis contest benchmark. http:\/\/ispd.cc\/contests\/09\/ispd09cts.html. ISPD. 2009. ISPD 2009 clock network synthesis contest benchmark. http:\/\/ispd.cc\/contests\/09\/ispd09cts.html."},{"volume-title":"Proceedings of the 15th Asia South Pacific Design Automation Conference. IEEE\/ACM, 486--491","author":"Kim T.-Y.","key":"e_1_2_1_8_1","unstructured":"T.-Y. Kim and T. Kim . 2010a. Clock tree embedding for 3D ICS . In Proceedings of the 15th Asia South Pacific Design Automation Conference. IEEE\/ACM, 486--491 . T.-Y. Kim and T. Kim. 2010a. Clock tree embedding for 3D ICS. In Proceedings of the 15th Asia South Pacific Design Automation Conference. IEEE\/ACM, 486--491."},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837456"},{"key":"e_1_2_1_10_1","volume-title":"Proceedings of the System Design for 3D Silicon Integration Workshop (D43D). LETI.","author":"Lin Y.-L.","year":"2009","unstructured":"Y.-L. Lin . 2009 . Chipsburger: From IP\/design reuse for SOCS to manufacture reuse for 3D ICS . In Proceedings of the System Design for 3D Silicon Integration Workshop (D43D). LETI. Y.-L. Lin. 2009. Chipsburger: From IP\/design reuse for SOCS to manufacture reuse for 3D ICS. In Proceedings of the System Design for 3D Silicon Integration Workshop (D43D). LETI."},{"volume-title":"Proceedings of the 13th Asia South Pacific Design Automation Conference. IEEE\/ACM, 504--509","author":"Minz J.","key":"e_1_2_1_11_1","unstructured":"J. Minz , X. Zhao , and S. K. Lim . 2008. Buffered clock tree synthesis for 3D ICS under thermal variations . In Proceedings of the 13th Asia South Pacific Design Automation Conference. IEEE\/ACM, 504--509 . J. Minz, X. Zhao, and S. K. Lim. 2008. Buffered clock tree synthesis for 3D ICS under thermal variations. In Proceedings of the 13th Asia South Pacific Design Automation Conference. IEEE\/ACM, 504--509."},{"key":"e_1_2_1_12_1","unstructured":"NGSPICE. 2011. NGSPICE. http:\/\/ngspice.sourceforge.net\/.  NGSPICE. 2011. NGSPICE. http:\/\/ngspice.sourceforge.net\/."},{"key":"e_1_2_1_13_1","unstructured":"PTM. 2011. Predictive technology model. http:\/\/ptm.asu.edu\/.  PTM. 2011. Predictive technology model. http:\/\/ptm.asu.edu\/."},{"key":"e_1_2_1_14_1","unstructured":"RMST. 2003. RMST-pack. http:\/\/vlsicad.ucsd.edu\/GSRC\/bookshelf\/Slots\/RSMT\/.  RMST. 2003. RMST-pack. http:\/\/vlsicad.ucsd.edu\/GSRC\/bookshelf\/Slots\/RSMT\/."},{"key":"e_1_2_1_15_1","doi-asserted-by":"crossref","unstructured":"C. S. Tan R. J. Gutmann and L. R. Reif. 2008. Wafer Level 3D-ICs Process Technology. Springer.  C. S. Tan R. J. Gutmann and L. R. Reif. 2008. Wafer Level 3D-ICs Process Technology. Springer.","DOI":"10.1007\/978-0-387-76534-1"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/217474.217577"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2098130"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2010.2099590"}],"container-title":["ACM Journal on Emerging Technologies in Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2567668","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2567668","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:34:39Z","timestamp":1750232079000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2567668"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,4]]},"references-count":17,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2014,4]]}},"alternative-id":["10.1145\/2567668"],"URL":"https:\/\/doi.org\/10.1145\/2567668","relation":{},"ISSN":["1550-4832","1550-4840"],"issn-type":[{"type":"print","value":"1550-4832"},{"type":"electronic","value":"1550-4840"}],"subject":[],"published":{"date-parts":[[2014,4]]},"assertion":[{"value":"2012-08-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2013-05-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2014-05-06","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}