{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T08:17:17Z","timestamp":1759133837860,"version":"3.41.0"},"reference-count":18,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2014,3,1]],"date-time":"2014-03-01T00:00:00Z","timestamp":1393632000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["Commun. ACM"],"published-print":{"date-parts":[[2014,3]]},"abstract":"<jats:p>Enabling existing lock-based programs to achieve performance benefits of nonblocking synchronization.<\/jats:p>","DOI":"10.1145\/2576793","type":"journal-article","created":{"date-parts":[[2014,2,26]],"date-time":"2014-02-26T13:07:08Z","timestamp":1393420028000},"page":"52-56","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":11,"title":["Scaling existing lock-based applications with lock elision"],"prefix":"10.1145","volume":"57","author":[{"given":"Andi","family":"Kleen","sequence":"first","affiliation":[{"name":"Intel"}]}],"member":"320","published-online":{"date-parts":[[2014,3]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1400214.1400228"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950373"},{"key":"e_1_2_1_3_1","volume-title":"Proceedings of the 3rd Annual ACM SIGPLAN Workshop on Transactional Computing","author":"Dice D.","year":"2008","unstructured":"Dice , D. , Herlihy , M. , Lea , D. , Lev , Y. , Luchangco , V. , Mesard , W. , Moir , M. , Moore , K. and Nussbaum , D . Applications of the adaptive transactional memory test platform . In Proceedings of the 3rd Annual ACM SIGPLAN Workshop on Transactional Computing , 2008 . Dice, D., Herlihy, M., Lea, D., Lev, Y., Luchangco, V., Mesard, W., Moir, M., Moore, K. and Nussbaum, D. Applications of the adaptive transactional memory test platform. In Proceedings of the 3rd Annual ACM SIGPLAN Workshop on Transactional Computing, 2008."},{"key":"e_1_2_1_4_1","volume-title":"X86 transaction memory intrinsics","author":"GCC.","year":"2013","unstructured":"GCC. X86 transaction memory intrinsics , 2013 ; http:\/\/gcc.gnu.org\/onlinedocs\/gcc-4.8.2\/gcc\/X86-transactional-memory-intrinsics.html#X86-transactional-memory-intrinsics. GCC. X86 transaction memory intrinsics, 2013; http:\/\/gcc.gnu.org\/onlinedocs\/gcc-4.8.2\/gcc\/X86-transactional-memory-intrinsics.html#X86-transactional-memory-intrinsics."},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165164"},{"key":"e_1_2_1_6_1","unstructured":"IBM. Power ISA 2013; http:\/\/www.power.org\/documentation\/power-isa-version-2-07\/.  IBM. Power ISA 2013; http:\/\/www.power.org\/documentation\/power-isa-version-2-07\/."},{"key":"e_1_2_1_7_1","volume-title":"Intel 64 and IA-32 Architectures Software Developer Manuals","author":"Intel","year":"2012","unstructured":"Intel . Intel 64 and IA-32 Architectures Software Developer Manuals , Vol. 1 , Chapt . 14, 2012 ; http:\/\/www.intel.com\/content\/www\/us\/en\/processors\/architectures-software-developer-manuals.html. Intel. Intel 64 and IA-32 Architectures Software Developer Manuals, Vol. 1, Chapt. 14, 2012; http:\/\/www.intel.com\/content\/www\/us\/en\/processors\/architectures-software-developer-manuals.html."},{"volume-title":"Chapt 12, TSX Optimization","author":"Intel","key":"e_1_2_1_8_1","unstructured":"Intel . IA Optimization Manual , Chapt 12, TSX Optimization ; http:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/manuals\/64-ia-32-architectures-optimization-manual.pdf. Web resources; http:\/\/www.intel.com\/software\/tsx. Intel. IA Optimization Manual, Chapt 12, TSX Optimization; http:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/manuals\/64-ia-32-architectures-optimization-manual.pdf. Web resources; http:\/\/www.intel.com\/software\/tsx."},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.12"},{"key":"e_1_2_1_10_1","unstructured":"Kleen A. 2013. TSX-tools; http:\/\/github.com\/andikleen\/tsx-tools.  Kleen A. 2013. TSX-tools; http:\/\/github.com\/andikleen\/tsx-tools."},{"key":"e_1_2_1_11_1","unstructured":"McKenney P.E. Is parallel programming hard and if so what can you do about it? (2013); https:\/\/www.kernel.org\/pub\/linux\/kernel\/people\/paulmck\/perfbook\/perfbook.html.  McKenney P.E. Is parallel programming hard and if so what can you do about it? (2013); https:\/\/www.kernel.org\/pub\/linux\/kernel\/people\/paulmck\/perfbook\/perfbook.html."},{"key":"e_1_2_1_12_1","volume-title":"SMP scaling considered harmful","author":"McVoy L.","year":"1999","unstructured":"McVoy , L. SMP scaling considered harmful , 1999 ; http:\/\/www.bitmover.com\/llnl\/smp.pdf. McVoy, L. SMP scaling considered harmful, 1999; http:\/\/www.bitmover.com\/llnl\/smp.pdf."},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2500468.2500476"},{"volume-title":"the Sixth Annual ACM SIGPLAN Workshop on Transactional Computing.","author":"Pohlack M.","key":"e_1_2_1_14_1","unstructured":"Pohlack , M. and Diestelhorst , S . 2011. From lightweight hardware transactional memory to lightweight lock elision . In the Sixth Annual ACM SIGPLAN Workshop on Transactional Computing. Pohlack, M. and Diestelhorst, S. 2011. From lightweight hardware transactional memory to lightweight lock elision. In the Sixth Annual ACM SIGPLAN Workshop on Transactional Computing."},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/563998.564036"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.20"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370836"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2503210.2503232"}],"container-title":["Communications of the ACM"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2576793","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2576793","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T06:55:53Z","timestamp":1750229753000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2576793"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,3]]},"references-count":18,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2014,3]]}},"alternative-id":["10.1145\/2576793"],"URL":"https:\/\/doi.org\/10.1145\/2576793","relation":{},"ISSN":["0001-0782","1557-7317"],"issn-type":[{"type":"print","value":"0001-0782"},{"type":"electronic","value":"1557-7317"}],"subject":[],"published":{"date-parts":[[2014,3]]},"assertion":[{"value":"2014-03-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}