{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:17:16Z","timestamp":1750306636313,"version":"3.41.0"},"reference-count":24,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2014,6,1]],"date-time":"2014-06-01T00:00:00Z","timestamp":1401580800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2014,6]]},"abstract":"<jats:p>Instruction set extensions (ISEs) improve the performance and energy consumption of application-specific processors. ISEs can use architecturally visible storage (AVS), localized compiler-controlled memories, to provide higher I\/O bandwidth than reading data from the processor pipeline. AVS creates coherence and consistence problems with the data cache. Although a hardware coherence protocol could solve the problem, this approach is costly for a single-processor system. As a low-cost alternative, we introduce Virtual Ways, which ensures coherence through a reduced form of inclusion between the data cache and AVS. Virtual Ways achieve higher performance and lower energy consumption than using a hardware coherence protocol.<\/jats:p>","DOI":"10.1145\/2576877","type":"journal-article","created":{"date-parts":[[2014,7,22]],"date-time":"2014-07-22T15:08:20Z","timestamp":1406041700000},"page":"1-26","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Virtual Ways: Low-Cost Coherence for Instruction Set Extensions with Architecturally Visible Storage"],"prefix":"10.1145","volume":"11","author":[{"given":"Theo","family":"Kluter","sequence":"first","affiliation":[{"name":"Bern Technical University of Applied Sciences, Switzerland"}]},{"given":"Samuel","family":"Burri","sequence":"additional","affiliation":[{"name":"Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Switzerland"}]},{"given":"Philip","family":"Brisk","sequence":"additional","affiliation":[{"name":"University of California, Riverside, USA"}]},{"given":"Edoardo","family":"Charbon","sequence":"additional","affiliation":[{"name":"Technical University of Delft, The Netherlands"}]},{"given":"Paolo","family":"Ienne","sequence":"additional","affiliation":[{"name":"Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Switzerland"}]}],"member":"320","published-online":{"date-parts":[[2014,7,15]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2090543"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/774789.774805"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339696"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.890582"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046206"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.848473"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.85"},{"key":"e_1_2_1_8_1","first-page":"2000","article-title":"EEMBC releases first benchmarks","volume":"1","author":"Halfhill T. R.","year":"2000","unstructured":"T. R. Halfhill . 2000 . EEMBC releases first benchmarks . Microprocessor Report , May 1 , 2000 . T. R. Halfhill. 2000. EEMBC releases first benchmarks. Microprocessor Report, May 1, 2000.","journal-title":"Microprocessor Report"},{"key":"e_1_2_1_9_1","first-page":"2003","article-title":"Tensilica's software makes hardware","volume":"23","author":"Halfhill T. R.","year":"2003","unstructured":"T. R. Halfhill . 2003 . Tensilica's software makes hardware . Microprocessor Report , June 23 , 2003 . T. R. Halfhill. 2003. Tensilica's software makes hardware. Microprocessor Report, June 23, 2003.","journal-title":"Microprocessor Report"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2001269.2001291"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.52"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146924"},{"volume-title":"Proceedings of the International Conference on Computer-Aided Design. 166--171","author":"Karuri K.","key":"e_1_2_1_13_1","unstructured":"K. Karuri , A. Chattopadhyay , M. Hohenauer , R. Leupers , G. Ascheid , and H. Meyr . 2007. Increasing data-bandwidth to instruction-set extensions through register clusters . In Proceedings of the International Conference on Computer-Aided Design. 166--171 . K. Karuri, A. Chattopadhyay, M. Hohenauer, R. Leupers, G. Ascheid, and H. Meyr. 2007. Increasing data-bandwidth to instruction-set extensions through register clusters. In Proceedings of the International Conference on Computer-Aided Design. 166--171."},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1450135.1450191"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629923"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-11515-8_11"},{"key":"e_1_2_1_18_1","unstructured":"D. Lampret. 2006. OpenRISC 1000 Architecture Manual. Available at http:\/\/www.opencores.org\/.  D. Lampret. 2006. OpenRISC 1000 Architecture Manual. Available at http:\/\/www.opencores.org\/."},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/139669.139727"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855950"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1086297.1086300"},{"volume-title":"Proceedings of the International Conference on Field Programmable Logic and Applications. 647--650","author":"Prakash A.","key":"e_1_2_1_22_1","unstructured":"A. Prakash , C. T. Clarke , and T. Srikanthan . 2012. Custom instructions with local memory elements without expensive DMA transfers . In Proceedings of the International Conference on Field Programmable Logic and Applications. 647--650 . A. Prakash, C. T. Clarke, and T. Srikanthan. 2012. Custom instructions with local memory elements without expensive DMA transfers. In Proceedings of the International Conference on Field Programmable Logic and Applications. 647--650."},{"key":"e_1_2_1_23_1","volume-title":"Technical Report HPL-2008-20, HP Labs. Available online: http:\/\/www.hpl.hp.com\/techreports\/2008\/HPL-2008-20.html.","author":"Shyamkumar T.","year":"2008","unstructured":"T. Shyamkumar , M. Naveen , J. H. Ahn , and N. P. Jouppi . 2008 . CACTI 5.1. Technical Report HPL-2008-20, HP Labs. Available online: http:\/\/www.hpl.hp.com\/techreports\/2008\/HPL-2008-20.html. T. Shyamkumar, M. Naveen, J. H. Ahn, and N. P. Jouppi. 2008. CACTI 5.1. Technical Report HPL-2008-20, HP Labs. Available online: http:\/\/www.hpl.hp.com\/techreports\/2008\/HPL-2008-20.html."},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2041849"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/191995.192015"}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2576877","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2576877","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T06:55:54Z","timestamp":1750229754000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2576877"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":24,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2014,6]]}},"alternative-id":["10.1145\/2576877"],"URL":"https:\/\/doi.org\/10.1145\/2576877","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"type":"print","value":"1544-3566"},{"type":"electronic","value":"1544-3973"}],"subject":[],"published":{"date-parts":[[2014,6]]},"assertion":[{"value":"2012-01-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2014-01-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2014-07-15","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}