{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:51:01Z","timestamp":1759146661415,"version":"3.41.0"},"reference-count":43,"publisher":"Association for Computing Machinery (ACM)","issue":"4s","license":[{"start":{"date-parts":[[2014,4,1]],"date-time":"2014-04-01T00:00:00Z","timestamp":1396310400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100000266","name":"Engineering and Physical Sciences Research Council","doi-asserted-by":"publisher","award":["PRiME project (EP\/K034448\/1)"],"award-info":[{"award-number":["PRiME project (EP\/K034448\/1)"]}],"id":[{"id":"10.13039\/501100000266","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001692","name":"Croucher Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001692","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2014,7]]},"abstract":"<jats:p>The substantial silicon density in 3D VLSI, albeit its numerous advantages, introduces serious thermal threats that would lead to faults and system failures. This article introduces a new strategy to effectively diffuse heat from NoC-based 3D CMPs. Runtime Dynamic Programming Network (DPN) is proposed to optimize routing directions and provide silicon temperature moderation. Both on-chip reliability and computational performance have been improved by 63% and 27%, respectively, with the DPN approach. This work enables a new avenue to explore the adaptability for future large-scale 3D integration.<\/jats:p>","DOI":"10.1145\/2584668","type":"journal-article","created":{"date-parts":[[2014,4,29]],"date-time":"2014-04-29T12:32:32Z","timestamp":1398774752000},"page":"1-25","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["Thermal Optimization in Network-on-Chip-Based 3D Chip Multiprocessors Using Dynamic Programming Networks"],"prefix":"10.1145","volume":"13","author":[{"given":"Nizar","family":"Dahir","sequence":"first","affiliation":[{"name":"Newcastle University, Newcastle upon Tyne, UK"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ra'ed","family":"Al-Dujaily","sequence":"additional","affiliation":[{"name":"University of Kufa, Iraq"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Terrence","family":"Mak","sequence":"additional","affiliation":[{"name":"The Chinese University of Hong Kong"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alex","family":"Yakovlev","sequence":"additional","affiliation":[{"name":"Newcastle University, Newcastle upon Tyne, UK"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2014,4]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1999946.1999966"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2011.275"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278667"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.58"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2010.32"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.877831"},{"key":"e_1_2_1_8_1","unstructured":"T. H. Cormen C. E. Leiserson and R. L. Rivest. 2001. Introduction to Algorithms. MIT Press and McGraw-Hill Publishers.   T. H. Cormen C. E. Leiserson and R. L. Rivest. 2001. Introduction to Algorithms. MIT Press and McGraw-Hill Publishers."},{"volume-title":"Proceedings of the Design, Automation Test in Europe Conference and Exhibition (DATE'07)","author":"Coskun A.","key":"e_1_2_1_9_1","unstructured":"A. Coskun , T. Rosing , and K. Whisnant . 2007. Temperature aware task scheduling in mpsocs . In Proceedings of the Design, Automation Test in Europe Conference and Exhibition (DATE'07) . 1--6. A. Coskun, T. Rosing, and K. Whisnant. 2007. Temperature aware task scheduling in mpsocs. In Proceedings of the Design, Automation Test in Europe Conference and Exhibition (DATE'07). 1--6."},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2013.0029"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2380445.2380468"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.1676939"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.39"},{"key":"e_1_2_1_14_1","volume-title":"Noxim: Network-on-chip simulator","author":"Fazzino F.","year":"2008","unstructured":"F. Fazzino , M. Palesi , and D. Patti . 2008 . Noxim: Network-on-chip simulator . http:\/\/sourceforge.net\/projects\/noxim. F. Fazzino, M. Palesi, and D. Patti. 2008. Noxim: Network-on-chip simulator. http:\/\/sourceforge.net\/projects\/noxim."},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837417"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1119772.1119818"},{"key":"e_1_2_1_17_1","volume-title":"Proceedings of the Design, Automation and Test in Europe Conference and Exhibition","volume":"1","author":"Hu J.","unstructured":"J. Hu and R. Marculescu . 2004. Energy-aware communication and task scheduling for network-on-chip architectures under real-time constraints . In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition , vol. 1 . 234--239. J. Hu and R. Marculescu. 2004. Energy-aware communication and task scheduling for network-on-chip architectures under real-time constraints. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition, vol. 1. 234--239."},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.876103"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.64"},{"volume-title":"Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS'09)","author":"Huang W.","key":"e_1_2_1_20_1","unstructured":"W. Huang , K. Skadron , S. Gurumurthi , R. Ribando , and M. Stan . 2009. Differentiating the roles of ir measurement and simulation for power and temperature-aware design . In Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS'09) . 1--10. W. Huang, K. Skadron, S. Gurumurthi, R. Ribando, and M. Stan. 2009. Differentiating the roles of ir measurement and simulation for power and temperature-aware design. In Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS'09). 1--10."},{"key":"e_1_2_1_21_1","unstructured":"ITRS. 2011. The international technology roadmap for semiconductors (itrs) interconnects. http:\/\/www.itrs.net\/.  ITRS. 2011. The international technology roadmap for semiconductors (itrs) interconnects. http:\/\/www.itrs.net\/."},{"key":"e_1_2_1_22_1","unstructured":"JEDEC. 2002. Failure mechanisms and models for semiconductor devices. JEDEC Publication JEP122-A. http:\/\/www.jedec.org\/standards-documents.  JEDEC. 2002. Failure mechanisms and models for semiconductor devices. JEDEC Publication JEP122-A. http:\/\/www.jedec.org\/standards-documents."},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2091686"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2011.5783639"},{"key":"e_1_2_1_25_1","volume-title":"Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE'11)","author":"Lung C.-L.","year":"2011","unstructured":"C.-L. Lung , Y.-L. Ho , D.-M. Kwai , and S.-C. Chang . 2011 . Thermal-aware on-line task allocation for 3d multi-core processor throughput optimization . In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE'11) . 1--6. C.-L. Lung, Y.-L. Ho, D.-M. Kwai, and S.-C. Chang. 2011. Thermal-aware on-line task allocation for 3d multi-core processor throughput optimization. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE'11). 1--6."},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2011.942102"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629435.1629452"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2010.2081953"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2052661"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2010691"},{"key":"e_1_2_1_31_1","volume-title":"Proceedings of the Conference on Design, Automation and Test in Europe Conference and Exhibition (DATE'04)","volume":"2","author":"Murali S.","unstructured":"S. Murali and G. De Icheli . 2004. Bandwidth-constrained mapping of cores onto noc architectures . In Proceedings of the Conference on Design, Automation and Test in Europe Conference and Exhibition (DATE'04) . Vol. 2 , IEEE Computer Society, 896--901. S. Murali and G. De Icheli. 2004. Bandwidth-constrained mapping of cores onto noc architectures. In Proceedings of the Conference on Design, Automation and Test in Europe Conference and Exhibition (DATE'04). Vol. 2, IEEE Computer Society, 896--901."},{"volume-title":"Proceedings of the 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications. 304--310","author":"Pande P.","key":"e_1_2_1_32_1","unstructured":"P. Pande , C. Grecu , A. Ivanov , and R. Saleh . 2003. High-throughput switch-based interconnect for future socs . In Proceedings of the 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications. 304--310 . P. Pande, C. Grecu, A. Ivanov, and R. Saleh. 2003. High-throughput switch-based interconnect for future socs. In Proceedings of the 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications. 304--310."},{"volume-title":"Proceedings of the International Symposium on Circuits and Systems (ISCAS'09)","author":"Rahaman M.","key":"e_1_2_1_33_1","unstructured":"M. Rahaman and M. Chowdhury . 2009. Crosstalk avoidance and error-correction coding for coupled rlc interconnects . In Proceedings of the International Symposium on Circuits and Systems (ISCAS'09) . IEEE. 141--144. M. Rahaman and M. Chowdhury. 2009. Crosstalk avoidance and error-correction coding for coupled rlc interconnects. In Proceedings of the International Symposium on Circuits and Systems (ISCAS'09). IEEE. 141--144."},{"volume-title":"Proceedings of the 17th International Workshop on Thermal Investigations of ICs and Systems (THERMINIC'11)","author":"Sadri M.","key":"e_1_2_1_34_1","unstructured":"M. Sadri , A. Bartolini , and L. Benini . 2011. Single-chip cloud computer thermal model . In Proceedings of the 17th International Workshop on Thermal Investigations of ICs and Systems (THERMINIC'11) . 1--6. M. Sadri, A. Bartolini, and L. Benini. 2011. Single-chip cloud computer thermal model. In Proceedings of the 17th International Workshop on Thermal Investigations of ICs and Systems (THERMINIC'11). 1--6."},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2006.870340"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.35"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859620"},{"volume-title":"Proceedings of the 31st Annual International Symposium on Computer Architecture. 276--287","author":"Srinivasan J.","key":"e_1_2_1_38_1","unstructured":"J. Srinivasan , S. Adve , P. Bose , and J. Rivers . 2004a. The case for lifetime reliability-aware microprocessors . In Proceedings of the 31st Annual International Symposium on Computer Architecture. 276--287 . J. Srinivasan, S. Adve, P. Bose, and J. Rivers. 2004a. The case for lifetime reliability-aware microprocessors. In Proceedings of the 31st Annual International Symposium on Computer Architecture. 276--287."},{"volume-title":"Proceedings of the International Conference on Dependable Systems and Networks. 177--186","author":"Srinivasan J.","key":"e_1_2_1_39_1","unstructured":"J. Srinivasan , S. Adve , P. Bose , and J. Rivers . 2004b. The impact of technology scaling on lifetime reliability . In Proceedings of the International Conference on Dependable Systems and Networks. 177--186 . J. Srinivasan, S. Adve, P. Bose, and J. Rivers. 2004b. The impact of technology scaling on lifetime reliability. In Proceedings of the International Conference on Dependable Systems and Networks. 177--186."},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.997877"},{"volume-title":"Proceedings of the IEEE International Solid-State Circuits Digest of Technical Papers Conference (ISSCC'07)","author":"Vangal S.","key":"e_1_2_1_41_1","unstructured":"S. Vangal , J. Howard , G. Ruhl , S. Dighe , H. Wilson , J. Tschanz , D. Finan , P. Iyer , A. Singh , and T. Jacob . 2007. An 80-tile 1.28 tflops network-on-chip in 65nm cmos . In Proceedings of the IEEE International Solid-State Circuits Digest of Technical Papers Conference (ISSCC'07) . 98--589. S. Vangal, J. Howard, G. Ruhl, S. Dighe, H. Wilson, J. Tschanz, D. Finan, P. Iyer, A. Singh, and T. Jacob. 2007. An 80-tile 1.28 tflops network-on-chip in 65nm cmos. In Proceedings of the IEEE International Solid-State Circuits Digest of Technical Papers Conference (ISSCC'07). 98--589."},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910957"},{"volume-title":"Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE'01)","author":"Xie Y.","key":"e_1_2_1_43_1","unstructured":"Y. Xie and W. Wolf . 2001. Allocation and scheduling of conditional task graph in hardware\/software co-synthesis . In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE'01) . 620--625. Y. Xie and W. Wolf. 2001. Allocation and scheduling of conditional task graph in hardware\/software co-synthesis. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE'01). 620--625."}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2584668","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2584668","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:01:43Z","timestamp":1750230103000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2584668"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,4]]},"references-count":43,"journal-issue":{"issue":"4s","published-print":{"date-parts":[[2014,7]]}},"alternative-id":["10.1145\/2584668"],"URL":"https:\/\/doi.org\/10.1145\/2584668","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"type":"print","value":"1539-9087"},{"type":"electronic","value":"1558-3465"}],"subject":[],"published":{"date-parts":[[2014,4]]},"assertion":[{"value":"2012-08-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2013-11-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2014-04-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}