{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:18:09Z","timestamp":1750306689941,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2014,5,20]],"date-time":"2014-05-20T00:00:00Z","timestamp":1400544000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,5,20]]},"DOI":"10.1145\/2591513.2591517","type":"proceedings-article","created":{"date-parts":[[2014,5,27]],"date-time":"2014-05-27T12:57:10Z","timestamp":1401195430000},"page":"255-260","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["A generic implementation of a quantified predictor on FPGAs"],"prefix":"10.1145","author":[{"given":"Gervin","family":"Thomas","sequence":"first","affiliation":[{"name":"Technische Universit\u00e4t Berlin, Berlin, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ahmed","family":"Elhossini","sequence":"additional","affiliation":[{"name":"Technische Universit\u00e4t Berlin, Berlin, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ben","family":"Juurlink","sequence":"additional","affiliation":[{"name":"Technische Universit\u00e4t Berlin, Berlin, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2014,5,20]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.31"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2011.17"},{"key":"e_1_3_2_1_3_1","volume-title":"DRAMPower: Open Source DRAM Power & Energy Estimation Tool. www.es.ele.tue.nl\/drampower","author":"Chandrasekar K.","year":"2012","unstructured":"K. Chandrasekar DRAMPower: Open Source DRAM Power & Energy Estimation Tool. www.es.ele.tue.nl\/drampower , 2012 . K. Chandrasekar et al. DRAMPower: Open Source DRAM Power & Energy Estimation Tool. www.es.ele.tue.nl\/drampower, 2012."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TFUZZ.2003.814860"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10846-005-9016-2"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837386"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.eswa.2010.08.057"},{"key":"e_1_3_2_1_8_1","first-page":"11","year":"2013","unstructured":"Mentor Graphics. ModelSim , 11 2013 . Mentor Graphics. ModelSim, 11 2013.","journal-title":"Mentor Graphics. ModelSim"},{"key":"e_1_3_2_1_9_1","volume-title":"DDR3 SDRAM 1Gb Data Sheet","author":"Micron Technology Inc.","year":"2006","unstructured":"Micron Technology Inc. DDR3 SDRAM 1Gb Data Sheet , 2006 . Micron Technology Inc. DDR3 SDRAM 1Gb Data Sheet, 2006."},{"key":"e_1_3_2_1_10_1","volume-title":"February","author":"Miller L.","year":"2009","unstructured":"L. Miller . Division in VHDL , February 2009 . L. Miller. Division in VHDL, February 2009."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147123"},{"key":"e_1_3_2_1_12_1","volume-title":"Multiprocessor System-on-Chip | Hardware Design and Tool Integration","author":"Akesson B.","year":"2010","unstructured":"B. Akesson , A. Molnos , A. Hansson , J. Ambrose Angelo , and K. Goossens . Composability and Predictability for Independent Application Development, Verification, and Execution . In Multiprocessor System-on-Chip | Hardware Design and Tool Integration , chapter 2. Springer , 2010 . B. Akesson, A. Molnos, A. Hansson, J. Ambrose Angelo, and K. Goossens. Composability and Predictability for Independent Application Development, Verification, and Execution. In Multiprocessor System-on-Chip | Hardware Design and Tool Integration, chapter 2. Springer, 2010."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TELSKS.2005.1572183"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2012.11"},{"key":"e_1_3_2_1_15_1","volume-title":"2nd International Workshop on New Frontiers in High-performane and Hardware-aware Computing","author":"Thomas G.","year":"2011","unstructured":"G. Thomas , B. Juurlink , and D. Tutsch . Traffic Prediction for NoCs using Fuzzy Logic . In 2nd International Workshop on New Frontiers in High-performane and Hardware-aware Computing , San Antonio, USA , February 2011 . KIT Scientific Publishing. G. Thomas, B. Juurlink, and D. Tutsch. Traffic Prediction for NoCs using Fuzzy Logic. In 2nd International Workshop on New Frontiers in High-performane and Hardware-aware Computing, San Antonio, USA, February 2011. KIT Scientific Publishing."},{"volume-title":"October","year":"2012","key":"e_1_3_2_1_16_1","unstructured":"Xilinx. Xilinx Power Estimator 14.3 , October 2012 . Xilinx. Xilinx Power Estimator 14.3, October 2012."},{"volume-title":"Spartan-6, and 7 Series Devices, 14.3 edition","year":"2012","key":"e_1_3_2_1_17_1","unstructured":"Xilinx. XST User Guide for Virtex-6 , Spartan-6, and 7 Series Devices, 14.3 edition , October 2012 . Xilinx. XST User Guide for Virtex-6, Spartan-6, and 7 Series Devices, 14.3 edition, October 2012."},{"volume-title":"ISE Design Suite 14.6, 11","year":"2013","key":"e_1_3_2_1_18_1","unstructured":"Xilinx. ISE Design Suite 14.6, 11 2013 . Xilinx. ISE Design Suite 14.6, 11 2013."},{"key":"e_1_3_2_1_19_1","first-page":"11","year":"2013","unstructured":"Xilinx. Spartan-6 FPGA Family , 11 2013 . Xilinx. Spartan-6 FPGA Family, 11 2013.","journal-title":"FPGA Family"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-03138-0_14"}],"event":{"name":"GLSVLSI '14: Great Lakes Symposium on VLSI 2014","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Houston Texas USA","acronym":"GLSVLSI '14"},"container-title":["Proceedings of the 24th edition of the great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2591513.2591517","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2591513.2591517","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:01:30Z","timestamp":1750230090000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2591513.2591517"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,5,20]]},"references-count":20,"alternative-id":["10.1145\/2591513.2591517","10.1145\/2591513"],"URL":"https:\/\/doi.org\/10.1145\/2591513.2591517","relation":{},"subject":[],"published":{"date-parts":[[2014,5,20]]},"assertion":[{"value":"2014-05-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}