{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,4]],"date-time":"2026-04-04T13:28:14Z","timestamp":1775309294276,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":13,"publisher":"ACM","license":[{"start":{"date-parts":[[2014,5,20]],"date-time":"2014-05-20T00:00:00Z","timestamp":1400544000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1245756"],"award-info":[{"award-number":["1245756"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1054744"],"award-info":[{"award-number":["1054744"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,5,20]]},"DOI":"10.1145\/2591513.2591520","type":"proceedings-article","created":{"date-parts":[[2014,5,27]],"date-time":"2014-05-27T12:57:10Z","timestamp":1401195430000},"page":"287-292","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":44,"title":["Hardware trojan attacks in FPGA devices"],"prefix":"10.1145","author":[{"given":"Sanchita","family":"Mal-Sarkar","sequence":"first","affiliation":[{"name":"Cleveland State University, Cleveland, OH, USA"}]},{"given":"Aswin","family":"Krishna","sequence":"additional","affiliation":[{"name":"Case Western Reserve University, Cleveland, OH, USA"}]},{"given":"Anandaroop","family":"Ghosh","sequence":"additional","affiliation":[{"name":"Case Western Reserve University, Cleveland, OH, USA"}]},{"given":"Swarup","family":"Bhunia","sequence":"additional","affiliation":[{"name":"Case Western Reserve University, Cleveland, OH, USA"}]}],"member":"320","published-online":{"date-parts":[[2014,5,20]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278483"},{"key":"e_1_3_2_1_2_1","volume-title":"International Workshop on Field Programmable Logic and Applications","author":"Hadzic I.","year":"1999"},{"key":"e_1_3_2_1_3_1","unstructured":"S. Drimer \"Volatile FPGA design security: a survey \" Cambridge University 2008.  S. Drimer \"Volatile FPGA design security: a survey \" Cambridge University 2008."},{"key":"e_1_3_2_1_4_1","unstructured":"T. Huffmire \"Handbook of FPGA design security \" Design Automation Conference 2007.  T. Huffmire \"Handbook of FPGA design security \" Design Automation Conference 2007."},{"key":"e_1_3_2_1_5_1","first-page":"6654889","author":"Trimberger S.","year":"2003","journal-title":"US Patent"},{"key":"e_1_3_2_1_6_1","unstructured":"Aletar: Military Anti-Tampering Solutions Using Programmable Logic. {Online}. Available: http:\/\/www.altera.com\/literature\/cp\/CP-01007.pdf.  Aletar: Military Anti-Tampering Solutions Using Programmable Logic. {Online}. Available: http:\/\/www.altera.com\/literature\/cp\/CP-01007.pdf."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/1881511.1881527"},{"key":"e_1_3_2_1_8_1","first-page":"166","author":"Chakraborty R. S.","year":"2009","journal-title":"\"Hardware Trojan: Treats and Emerging Solutions,\" International High Level Design Validation and Test Workshop"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687425"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-04138-9_28"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403703"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"crossref","unstructured":"H. Kubatova and P. Kubalik \"Fault-Tolerant and Fail-Safe Design Based on Reconfiguration \" Design and Test Technology for Dependable Systems-on-Chip pp. 175--194 2011.  H. Kubatova and P. Kubalik \"Fault-Tolerant and Fail-Safe Design Based on Reconfiguration \" Design and Test Technology for Dependable Systems-on-Chip pp. 175--194 2011.","DOI":"10.4018\/978-1-60960-212-3.ch008"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.8716"}],"event":{"name":"GLSVLSI '14: Great Lakes Symposium on VLSI 2014","location":"Houston Texas USA","acronym":"GLSVLSI '14","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"]},"container-title":["Proceedings of the 24th edition of the great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2591513.2591520","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2591513.2591520","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:01:30Z","timestamp":1750230090000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2591513.2591520"}},"subtitle":["threat analysis and effective counter measures"],"short-title":[],"issued":{"date-parts":[[2014,5,20]]},"references-count":13,"alternative-id":["10.1145\/2591513.2591520","10.1145\/2591513"],"URL":"https:\/\/doi.org\/10.1145\/2591513.2591520","relation":{},"subject":[],"published":{"date-parts":[[2014,5,20]]},"assertion":[{"value":"2014-05-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}