{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:18:10Z","timestamp":1750306690360,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":23,"publisher":"ACM","license":[{"start":{"date-parts":[[2014,5,20]],"date-time":"2014-05-20T00:00:00Z","timestamp":1400544000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,5,20]]},"DOI":"10.1145\/2591513.2591521","type":"proceedings-article","created":{"date-parts":[[2014,5,27]],"date-time":"2014-05-27T12:57:10Z","timestamp":1401195430000},"page":"273-278","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["A design approach to automatically generate on-chip monitors during high-level synthesis of hardware accelerator"],"prefix":"10.1145","author":[{"given":"Mohamed","family":"Ben Hammouda","sequence":"first","affiliation":[{"name":"Lab-STICC, Brest, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Philippe","family":"Coussy","sequence":"additional","affiliation":[{"name":"Lab-STICC, Lorient, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Loic","family":"Lagadec","sequence":"additional","affiliation":[{"name":"Lab-STICC, Brest, France"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2014,5,20]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.101"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/24.994926"},{"key":"e_1_3_2_1_3_1","first-page":"144","volume-title":"Di Carlo","author":"Benso S.","year":"2003","unstructured":"A. Benso ; S. Di Carlo ; G. Di Natale; P. Prinetto; \"A watchdog processor to detect data and control flow errors,\" On-Line Testing Symposium, 2003 .9th IEEE , vol., no., pp. 144 ,148, 7--9 July 2003 A. Benso; S. Di Carlo; G. Di Natale; P. Prinetto; \"A watchdog processor to detect data and control flow errors,\" On-Line Testing Symposium, 2003.9th IEEE , vol., no., pp.144,148, 7--9 July 2003"},{"key":"e_1_3_2_1_4_1","first-page":"334","volume-title":"Twenty-First International Symposium , vol., no.","author":"Michel R.","year":"1991","unstructured":"T. Michel ; R. Leveugle ; G. Saucier ; \" A new approach to control flow checking without program modification,\" Fault-Tolerant Computing, 1991. FTCS-21. Digest of Papers ., Twenty-First International Symposium , vol., no. , pp. 334 ,341, 25--27 June 1991 T. Michel; R. Leveugle; G. Saucier; \"A new approach to control flow checking without program modification,\" Fault-Tolerant Computing, 1991. FTCS-21. Digest of Papers., Twenty-First International Symposium , vol., no., pp.334,341, 25--27 June 1991"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.266"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2012.2218630"},{"key":"e_1_3_2_1_7_1","first-page":"998","volume-title":"Annales Des T\u00e9l\u00e9communications Juillet\/Aout","volume":"59","author":"Sylvain G.","year":"2004","unstructured":"Sylvain G. , Renaud P. , \" SoCs security : a war against side-channels \", Annales Des T\u00e9l\u00e9communications Juillet\/Aout 2004 , Volume 59 , Issue 7--8 , pp 998 -- 1009 Sylvain G., Renaud P. , \"SoCs security: a war against side-channels\", Annales Des T\u00e9l\u00e9communications Juillet\/Aout 2004, Volume 59, Issue 7--8, pp 998--1009"},{"key":"e_1_3_2_1_8_1","volume-title":"a Survey of their Secure Uses in Smart Cards","author":"Nueve E.","year":"2003","unstructured":"M. Nueve , E. Peeters , D. Samyde , and J.J. Quisquater ; \"Memories : a Survey of their Secure Uses in Smart Cards \"; Proc. of IEEE SISW 2003 , October 2003. Washington DC, USA. M. Nueve, E. Peeters, D. Samyde, and J.J. Quisquater; \"Memories: a Survey of their Secure Uses in Smart Cards\"; Proc. of IEEE SISW 2003, October 2003. Washington DC, USA."},{"key":"e_1_3_2_1_9_1","volume-title":"Proc. of CHES'02","author":"Skorobogatov R.J.","year":"2002","unstructured":"S.P. Skorobogatov and R.J. Anderson ; \"Optical Fault Induction Attacks\". Proc. of CHES'02 , 2002 . S.P. Skorobogatov and R.J. Anderson; \"Optical Fault Induction Attacks\". Proc. of CHES'02, 2002."},{"key":"e_1_3_2_1_10_1","first-page":"20","volume-title":"Proc. of the Usenix Workshop on Smartcard Technology (Smartcard'99)","author":"K\u00e4ommerling M.","year":"1999","unstructured":"O. K\u00e4ommerling and M. Kuhn ; \"Design Principles for Tamper-Resistant Smartcard Processors\". Proc. of the Usenix Workshop on Smartcard Technology (Smartcard'99) , pages 9{ 20 , May 1999 . O. K\u00e4ommerling and M. Kuhn; \"Design Principles for Tamper-Resistant Smartcard Processors\". Proc. of the Usenix Workshop on Smartcard Technology (Smartcard'99), pages 9{20, May 1999."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2008.147"},{"key":"e_1_3_2_1_12_1","first-page":"1","volume-title":"April 2010","author":"Curreri G.","unstructured":"J. Curreri ; G. Stitt ; A.D George , \"High-level synthesis techniques for in-circuit assertion-based verification,\" in Proceedings of the 17th Reconfigurable Architectures Workshops , April 2010 , pp. 1 -- 8 J. Curreri; G. Stitt; A.D George, \"High-level synthesis techniques for in-circuit assertion-based verification,\" in Proceedings of the 17th Reconfigurable Architectures Workshops, April 2010, pp. 1--8"},{"key":"e_1_3_2_1_13_1","first-page":"1","volume-title":"Specification and Design Languages","author":"Ribon B.","year":"2011","unstructured":"A. Ribon ; B. Le Gal ; C. Jego ; D. Dallet ; , \" Assertion support in high-level synthesis design flow,\" in Proc . Specification and Design Languages , Sept. 2011 , pp. 1 -- 8 . A. Ribon; B. Le Gal; C. Jego; D. Dallet; , \"Assertion support in high-level synthesis design flow,\" in Proc. Specification and Design Languages, Sept. 2011, pp. 1--8."},{"key":"e_1_3_2_1_14_1","first-page":"1318","article-title":"An introduction to assertion-based verification","author":"Yunfeng","year":"2009","unstructured":"T. Yunfeng , \" An introduction to assertion-based verification ,\" IEEE 8th International Conference on ASIC , 2009 , pp. 1318 -- 1323 T. Yunfeng, \"An introduction to assertion-based verification,\" IEEE 8th International Conference on ASIC, 2009, pp. 1318--1323","journal-title":"IEEE 8th International Conference on ASIC"},{"key":"e_1_3_2_1_15_1","volume-title":"version 1.1","author":"Accellera","year":"2004","unstructured":"Accellera , \"Property Specification Language Reference Manual , version 1.1 ,\" , 2004 Accellera, \"Property Specification Language Reference Manual, version 1.1,\" , 2004"},{"key":"e_1_3_2_1_16_1","unstructured":"Accellera \"SystemVerilog 3.la language reference manuall \" 2001  Accellera \"SystemVerilog 3.la language reference manuall \" 2001"},{"key":"e_1_3_2_1_17_1","unstructured":"Accellera \"Open Verification Library Reference Manual \" 2009  Accellera \"Open Verification Library Reference Manual \" 2009"},{"key":"e_1_3_2_1_18_1","volume-title":"in \"Design Technology For Heterogeneous Embedded Systems","author":"Borrione K.","year":"2012","unstructured":"D. Borrione , K. Morin-Allory , Y. Oddos , \"Property-Based Dynamic Verification and Test\" , in \"Design Technology For Heterogeneous Embedded Systems \", Springer 2012 D. Borrione, K. Morin-Allory, Y. Oddos, \"Property-Based Dynamic Verification and Test\", in \"Design Technology For Heterogeneous Embedded Systems\", Springer 2012"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2006.319966"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/262004.262005"},{"key":"e_1_3_2_1_21_1","volume-title":"From Algorithm to Digital Circuit,\" Springer","author":"Coussy A.","year":"2008","unstructured":"P. Coussy , A. Morawiec , \"High-Level Synthesis : From Algorithm to Digital Circuit,\" Springer , 2008 P. Coussy, A. Morawiec, \"High-Level Synthesis: From Algorithm to Digital Circuit,\" Springer, 2008"},{"key":"e_1_3_2_1_22_1","volume-title":"Proc of the NDSS Sym","author":"Davi R.","year":"2012","unstructured":"L. Davi , R. Dmitrienko , M. Egele , T. Fischer , T. Holz , R. Hund , S. Nurnberge , A. Sadeghi \"Mo CFI : A framework to mitigate control-flow attacks on smartphones \", In Proc of the NDSS Sym , 2012 . L. Davi , R. Dmitrienko , M. Egele, T.Fischer, T.Holz, R.Hund, S.Nurnberge, A.Sadeghi \"MoCFI: A framework to mitigate control-flow attacks on smartphones\", In Proc of the NDSS Sym, 2012."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/EDCC.2006.9"}],"event":{"name":"GLSVLSI '14: Great Lakes Symposium on VLSI 2014","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Houston Texas USA","acronym":"GLSVLSI '14"},"container-title":["Proceedings of the 24th edition of the great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2591513.2591521","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2591513.2591521","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:01:30Z","timestamp":1750230090000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2591513.2591521"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,5,20]]},"references-count":23,"alternative-id":["10.1145\/2591513.2591521","10.1145\/2591513"],"URL":"https:\/\/doi.org\/10.1145\/2591513.2591521","relation":{},"subject":[],"published":{"date-parts":[[2014,5,20]]},"assertion":[{"value":"2014-05-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}