{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:18:09Z","timestamp":1750306689733,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2014,5,20]],"date-time":"2014-05-20T00:00:00Z","timestamp":1400544000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,5,20]]},"DOI":"10.1145\/2591513.2591529","type":"proceedings-article","created":{"date-parts":[[2014,5,27]],"date-time":"2014-05-27T12:57:10Z","timestamp":1401195430000},"page":"51-56","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":15,"title":["3D-SWIFT"],"prefix":"10.1145","author":[{"given":"Tao","family":"Zhang","sequence":"first","affiliation":[{"name":"Pennsylvania State University, University Park, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cong","family":"Xu","sequence":"additional","affiliation":[{"name":"Pennsylvania State University, University Park, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ke","family":"Chen","sequence":"additional","affiliation":[{"name":"Oracle Corporation, San Jose, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guangyu","family":"Sun","sequence":"additional","affiliation":[{"name":"Peking University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuan","family":"Xie","sequence":"additional","affiliation":[{"name":"Pennsylvania State University, University Park, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2014,5,20]]},"reference":[{"unstructured":"JEDEC Solid State Technology Association \"JEDEC Standard: Wide I\/O Single Data Rate Specification \" http:\/\/www.jedec.org\/standards-documents\/results\/jesd229 Dec. 201  JEDEC Solid State Technology Association \"JEDEC Standard: Wide I\/O Single Data Rate Specification \" http:\/\/www.jedec.org\/standards-documents\/results\/jesd229 Dec. 201","key":"e_1_3_2_1_1_1"},{"doi-asserted-by":"crossref","unstructured":"J. T. Pawlowski \"Hybrid Memory Cube \" HotChip'11 Aug. 2011.  J. T. Pawlowski \"Hybrid Memory Cube \" HotChip'11 Aug. 2011.","key":"e_1_3_2_1_2_1","DOI":"10.1109\/HOTCHIPS.2011.7477494"},{"unstructured":"Tezzaron \"Octopus 8-Port DRAM for Die-Stack Applications \" http:\/\/www.tezzaron.com\/memory\/Octopus.html 2010.  Tezzaron \"Octopus 8-Port DRAM for Die-Stack Applications \" http:\/\/www.tezzaron.com\/memory\/Octopus.html 2010.","key":"e_1_3_2_1_3_1"},{"volume-title":"Feb. 2009","author":"Kang U.","first-page":"130","key":"e_1_3_2_1_4_1"},{"volume-title":"Sep. 2010","author":"Zhang T.","first-page":"1","key":"e_1_3_2_1_5_1"},{"volume-title":"Feb. 2012","author":"Kim D. H.","first-page":"188","key":"e_1_3_2_1_6_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_7_1","DOI":"10.1109\/MICRO.2007.38"},{"key":"e_1_3_2_1_8_1","first-page":"46","article-title":"Measurement, Analysis and Improvement of Supply Noise in 3D ICs","author":"Jain P.","year":"2011","journal-title":"VLSI Circuits Digest"},{"volume-title":"Mar. 2011","author":"Healy M. B.","first-page":"223","key":"e_1_3_2_1_9_1"},{"volume-title":"Disk. Morgan Kaufmann","year":"2007","author":"Jacob B.","key":"e_1_3_2_1_10_1"},{"volume-title":"Jan. 2010","author":"Kim Y.","first-page":"43","key":"e_1_3_2_1_11_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_12_1","DOI":"10.1145\/2155620.2155664"},{"unstructured":"HPCWire \"NVIDIA Bill Dally Talks 3D Chips and More at GTC.\"  HPCWire \"NVIDIA Bill Dally Talks 3D Chips and More at GTC.\"","key":"e_1_3_2_1_13_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_14_1","DOI":"10.1109\/TVLSI.2011.2176761"},{"unstructured":"T. Shah \"Fabmem: A Multiported RAM and CAM Compiler for Superscalar Design Space Exploration \" Thesis 2010.  T. Shah \"Fabmem: A Multiported RAM and CAM Compiler for Superscalar Design Space Exploration \" Thesis 2010.","key":"e_1_3_2_1_15_1"},{"volume-title":"Mar. 2012","author":"Chen K.","first-page":"33","key":"e_1_3_2_1_16_1"},{"unstructured":"International Technology Roadmap for Semiconductors http:\/\/www.itrs.net\/ 2009.  International Technology Roadmap for Semiconductors http:\/\/www.itrs.net\/ 2009.","key":"e_1_3_2_1_17_1"},{"volume-title":"Mar. 2010","author":"Hsieh A.-C.","first-page":"166","key":"e_1_3_2_1_18_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_19_1","DOI":"10.1145\/2024716.2024718"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_20_1","DOI":"10.1109\/L-CA.2011.4"},{"unstructured":"Standard Performance Evaluation Corporation \"SPEC2006 CPU \" http:\/\/www.spec.org\/cpu2006.  Standard Performance Evaluation Corporation \"SPEC2006 CPU \" http:\/\/www.spec.org\/cpu2006.","key":"e_1_3_2_1_21_1"},{"unstructured":"J. D. McCalpin \"STREAM Benchmark \" http:\/\/www.cs.virginia.edu\/stream.  J. D. McCalpin \"STREAM Benchmark \" http:\/\/www.cs.virginia.edu\/stream.","key":"e_1_3_2_1_22_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_23_1","DOI":"10.1145\/339647.339668"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_24_1","DOI":"10.1145\/1815961.1815983"}],"event":{"sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"acronym":"GLSVLSI '14","name":"GLSVLSI '14: Great Lakes Symposium on VLSI 2014","location":"Houston Texas USA"},"container-title":["Proceedings of the 24th edition of the great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2591513.2591529","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2591513.2591529","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:01:30Z","timestamp":1750230090000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2591513.2591529"}},"subtitle":["a high-performance 3D-stacked wide IO DRAM"],"short-title":[],"issued":{"date-parts":[[2014,5,20]]},"references-count":24,"alternative-id":["10.1145\/2591513.2591529","10.1145\/2591513"],"URL":"https:\/\/doi.org\/10.1145\/2591513.2591529","relation":{},"subject":[],"published":{"date-parts":[[2014,5,20]]},"assertion":[{"value":"2014-05-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}