{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:17:20Z","timestamp":1750306640523,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","license":[{"start":{"date-parts":[[2014,5,20]],"date-time":"2014-05-20T00:00:00Z","timestamp":1400544000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100002322","name":"Coordena\u00e7\u00e3o de Aperfei\u00e7oamento de Pessoal de N\u00edvel Superior","doi-asserted-by":"publisher","award":["11\/0455-5"],"award-info":[{"award-number":["11\/0455-5"]}],"id":[{"id":"10.13039\/501100002322","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004263","name":"Funda\u00e7\u00e3o de Amparo \u00e0 Pesquisa do Estado do Rio Grande do Sul","doi-asserted-by":"publisher","award":["11\/1445-0"],"award-info":[{"award-number":["11\/1445-0"]}],"id":[{"id":"10.13039\/501100004263","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003593","name":"Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico","doi-asserted-by":"publisher","award":["310864\/2011-9","142079\/2013-8"],"award-info":[{"award-number":["310864\/2011-9","142079\/2013-8"]}],"id":[{"id":"10.13039\/501100003593","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,5,20]]},"DOI":"10.1145\/2591513.2591531","type":"proceedings-article","created":{"date-parts":[[2014,5,27]],"date-time":"2014-05-27T12:57:10Z","timestamp":1401195430000},"page":"3-8","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Hardening QDI circuits against transient faults using delay-insensitive maxterm synthesis"],"prefix":"10.1145","author":[{"given":"Matheus Trevisan","family":"Moreira","sequence":"first","affiliation":[{"name":"PUCRS, Porto Alegre, Brazil"}]},{"given":"Ricardo Aquino","family":"Guazzelli","sequence":"additional","affiliation":[{"name":"PUCRS, Porto Alegre, Brazil"}]},{"given":"Guilherme","family":"Heck","sequence":"additional","affiliation":[{"name":"PUCRS, Porto Alegre, Brazil"}]},{"given":"Ney Laert Vilar","family":"Calazans","sequence":"additional","affiliation":[{"name":"PUCRS, Porto Alegre, Brazil"}]}],"member":"320","published-online":{"date-parts":[[2014,5,20]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.875789"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/MPOT.2010.935825"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2013.2243031"},{"key":"e_1_3_2_1_4_1","unstructured":"International Technology Roadmap for Semiconductors 2011 Edition - Design Chapter available at http:\/\/www.itrs.net 2013 52p.  International Technology Roadmap for Semiconductors 2011 Edition - Design Chapter available at http:\/\/www.itrs.net 2013 52p."},{"volume-title":"Cambridge","year":"2010","author":"Beerel P.","key":"e_1_3_2_1_5_1"},{"key":"e_1_3_2_1_6_1","first-page":"263","volume-title":"MIT Conference on Advanced Research in VLSI","author":"Martin A. J.","year":"1990"},{"key":"e_1_3_2_1_7_1","first-page":"132","article-title":"Delay-insensitive, point-to-point interconnect using m-of-n codes","author":"Bainbridge W. J.","year":"2003","journal-title":"ASYNC"},{"key":"e_1_3_2_1_8_1","unstructured":"J. M. Rabaey A Chandrakasan and B. Nikolic \"Digital Integrated Circuits a Design Perspective \" Pearson Education 2003 761p.  J. M. Rabaey A Chandrakasan and B. Nikolic \"Digital Integrated Circuits a Design Perspective \" Pearson Education 2003 761p."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1016\/0167-9260(92)90001-F"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2010.27"},{"key":"e_1_3_2_1_11_1","first-page":"99","article-title":"A 65nm Standard Cell Set and Flow Dedicated to Automated Asynchronous Circuits Design","author":"Moreira M. T.","year":"2011","journal-title":"SoCC"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"crossref","unstructured":"M. T. Moreira R. A. Guazzelli and N. L. V. Calazans. \"Return-to-One Protocol for Reducing Static Power in C-elements of QDI Circuits Employing m-of-n Codes \" in SBCCI 2012 6p.  M. T. Moreira R. A. Guazzelli and N. L. V. Calazans. \"Return-to-One Protocol for Reducing Static Power in C-elements of QDI Circuits Employing m-of-n Codes \" in SBCCI 2012 6p.","DOI":"10.1109\/SBCCI.2012.6344444"},{"key":"e_1_3_2_1_13_1","first-page":"438","article-title":"Impact of C-elements in Asynchronous Circuits","author":"Moreira M. T.","year":"2012","journal-title":"ISQED"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2012.26"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2010.5560237"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:20030349"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","unstructured":"M. T. Moreira B. Oliveira F. G. Moraes and N. L. V. Calazans \"Charge Sharing Aware NCL Gates Design \" in DFT 6p. 2013.  M. T. Moreira B. Oliveira F. G. Moraes and N. L. V. Calazans \"Charge Sharing Aware NCL Gates Design \" in DFT 6p. 2013.","DOI":"10.1109\/DFT.2013.6653608"},{"key":"e_1_3_2_1_18_1","first-page":"2","article-title":"Soft error analysis and optimizations of C-elements in asynchronous circuits","author":"Vaidyanathan B.","year":"2006","journal-title":"SELSE"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1023\/B:JETT.0000042514.37566.6d"},{"key":"e_1_3_2_1_20_1","first-page":"203p","article-title":"Automated synthesis of asynchronous circuits using direct mapping for control and data paths","author":"Sokolov D.","year":"2006","journal-title":"PhD Thesis, University of Newcastle"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"crossref","unstructured":"M. T. Moreira R. A. Guazzelli and N. L. V. Calazans \"Return-to-One DIMS Logic on 4-phase m-of-n Asynchronous Circuits \" in ICECS pp. 669--672 2012.  M. T. Moreira R. A. Guazzelli and N. L. V. Calazans \"Return-to-One DIMS Logic on 4-phase m-of-n Asynchronous Circuits \" in ICECS pp. 669--672 2012.","DOI":"10.1109\/ICECS.2012.6463637"},{"key":"e_1_3_2_1_22_1","first-page":"692","article-title":"Tradeoffs Between RTO and RTZ in WCHB QDI Asynchronous Design","author":"Moreira M. T.","year":"2014","journal-title":"ISQED"}],"event":{"name":"GLSVLSI '14: Great Lakes Symposium on VLSI 2014","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Houston Texas USA","acronym":"GLSVLSI '14"},"container-title":["Proceedings of the 24th edition of the great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2591513.2591531","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2591513.2591531","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T06:55:58Z","timestamp":1750229758000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2591513.2591531"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,5,20]]},"references-count":22,"alternative-id":["10.1145\/2591513.2591531","10.1145\/2591513"],"URL":"https:\/\/doi.org\/10.1145\/2591513.2591531","relation":{},"subject":[],"published":{"date-parts":[[2014,5,20]]},"assertion":[{"value":"2014-05-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}