{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:17:21Z","timestamp":1750306641295,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":7,"publisher":"ACM","license":[{"start":{"date-parts":[[2014,5,20]],"date-time":"2014-05-20T00:00:00Z","timestamp":1400544000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,5,20]]},"DOI":"10.1145\/2591513.2591573","type":"proceedings-article","created":{"date-parts":[[2014,5,27]],"date-time":"2014-05-27T12:57:10Z","timestamp":1401195430000},"page":"243-244","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Modelling and mitigation of time-zero variability in sub-16nm finfet-based STT-MRAM memories"],"prefix":"10.1145","author":[{"given":"Matthias","family":"Hartmann","sequence":"first","affiliation":[{"name":"KU Leuven, Imec, Leuven, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Halil","family":"Kukner","sequence":"additional","affiliation":[{"name":"KU Leuven, Imec, Leuven, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Prashant","family":"Agrawal","sequence":"additional","affiliation":[{"name":"KU Leuven, Imec, Leuven, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Praveen","family":"Raghavan","sequence":"additional","affiliation":[{"name":"Imec, Leuven, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Liesbet","family":"Van Der Perre","sequence":"additional","affiliation":[{"name":"KU Leuven, Imec, Leuven, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wim","family":"Dehaene","sequence":"additional","affiliation":[{"name":"KU Leuven, Imec, Leuven, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2014,5,20]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"A novel nonvolatile memory with spin torque transfer magnetization switching: spin-ram","author":"Hosomi M.","year":"2005","unstructured":"M. Hosomi A novel nonvolatile memory with spin torque transfer magnetization switching: spin-ram . 2005 . M. Hosomi et al. A novel nonvolatile memory with spin torque transfer magnetization switching: spin-ram. 2005."},{"key":"e_1_3_2_1_2_1","volume-title":"Process technology variation","author":"Kuhn K.J.","year":"2011","unstructured":"K.J. Kuhn Process technology variation . 2011 . K.J. Kuhn et al. Process technology variation. 2011."},{"key":"e_1_3_2_1_3_1","volume-title":"A 4.0-ghz 291-mb voltage-scalable sram design in 32-nm high-k metal-gate cmos with integrated power management","author":"Wang Y.","year":"2009","unstructured":"Y. Wang A 4.0-ghz 291-mb voltage-scalable sram design in 32-nm high-k metal-gate cmos with integrated power management . 2009 . Y. Wang et al. A 4.0-ghz 291-mb voltage-scalable sram design in 32-nm high-k metal-gate cmos with integrated power management. 2009."},{"volume-title":"A physics-based statistical model for reliability of stt-mram considering oxide variability","year":"2013","key":"e_1_3_2_1_4_1","unstructured":"Chih-Hsiang Ho A physics-based statistical model for reliability of stt-mram considering oxide variability . 2013 . Chih-Hsiang Ho et al. A physics-based statistical model for reliability of stt-mram considering oxide variability. 2013."},{"key":"e_1_3_2_1_5_1","volume-title":"Enhancing the reliability of stt-ram through circuit and system level techniques","author":"Emre Y.","year":"2012","unstructured":"Y. Emre Enhancing the reliability of stt-ram through circuit and system level techniques . 2012 . Y. Emre et al. Enhancing the reliability of stt-ram through circuit and system level techniques. 2012."},{"key":"e_1_3_2_1_6_1","volume-title":"Standard cell level parasitics assessment in 20nm bpl and 14nm bff","author":"Schuddinck P.","year":"2012","unstructured":"P. Schuddinck Standard cell level parasitics assessment in 20nm bpl and 14nm bff . 2012 . P. Schuddinck et al. Standard cell level parasitics assessment in 20nm bpl and 14nm bff. 2012."},{"volume-title":"A study of write margin of spin torque transfer magnetic random access memory technology","year":"2010","key":"e_1_3_2_1_7_1","unstructured":"Tai Min A study of write margin of spin torque transfer magnetic random access memory technology . 2010 . Tai Min et al. A study of write margin of spin torque transfer magnetic random access memory technology. 2010."}],"event":{"name":"GLSVLSI '14: Great Lakes Symposium on VLSI 2014","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Houston Texas USA","acronym":"GLSVLSI '14"},"container-title":["Proceedings of the 24th edition of the great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2591513.2591573","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2591513.2591573","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T06:55:59Z","timestamp":1750229759000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2591513.2591573"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,5,20]]},"references-count":7,"alternative-id":["10.1145\/2591513.2591573","10.1145\/2591513"],"URL":"https:\/\/doi.org\/10.1145\/2591513.2591573","relation":{},"subject":[],"published":{"date-parts":[[2014,5,20]]},"assertion":[{"value":"2014-05-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}