{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:17:20Z","timestamp":1750306640902,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":11,"publisher":"ACM","license":[{"start":{"date-parts":[[2014,5,20]],"date-time":"2014-05-20T00:00:00Z","timestamp":1400544000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,5,20]]},"DOI":"10.1145\/2591513.2591577","type":"proceedings-article","created":{"date-parts":[[2014,5,27]],"date-time":"2014-05-27T12:57:10Z","timestamp":1401195430000},"page":"245-246","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["A design flow for physical synthesis of digital cells with ASTRAN"],"prefix":"10.1145","author":[{"suffix":"Jr.","given":"Adriel","family":"Ziesemer","sequence":"first","affiliation":[{"name":"UFRGS, Porto Alegre, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ricardo","family":"Reis","sequence":"additional","affiliation":[{"name":"UFRGS, Porto Alegre, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Matheus T.","family":"Moreira","sequence":"additional","affiliation":[{"name":"PUCRS, Porto Alegre, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michel E.","family":"Arendt","sequence":"additional","affiliation":[{"name":"PUCRS, Porto Alegre, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ney L.V.","family":"Calazans","sequence":"additional","affiliation":[{"name":"PUCRS, Porto Alegre, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2014,5,20]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Astran - automatic synthesis of transistor networks. https:\/\/code.google.com\/p\/gme-ufrgs\/.  Astran - automatic synthesis of transistor networks. https:\/\/code.google.com\/p\/gme-ufrgs\/."},{"key":"e_1_3_2_1_2_1","unstructured":"Nangate library creator. http:\/\/www.nangate.com\/.  Nangate library creator. http:\/\/www.nangate.com\/."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/1792354.1792437"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/266021.266126"},{"key":"e_1_3_2_1_5_1","volume-title":"The University of Tokyo","author":"Iizuka T.","year":"2007","unstructured":"T. Iizuka . Optimal Layout Synthesis of Standard Cells in Large Scale Integration. PhD thesis, Department of Electronic Engineering, Graduate School of Engineering , The University of Tokyo , Tokyo, Japan , 2007 . T. Iizuka. Optimal Layout Synthesis of Standard Cells in Large Scale Integration. PhD thesis, Department of Electronic Engineering, Graduate School of Engineering, The University of Tokyo, Tokyo, Japan, 2007."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2013.27"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2011.6122210"},{"key":"e_1_3_2_1_8_1","first-page":"99","volume-title":"International SoC","author":"Moreira M. T.","year":"2011","unstructured":"M. T. Moreira , B. Oliveira , J. Pontes , and N. Calazans . A 65nm standard cell set and flow dedicated to automated asynchronous circuits design . In International SoC , pages 99 -- 103 . USA : IEEE , 2011 . M. T. Moreira, B. Oliveira, J. Pontes, and N. Calazans. A 65nm standard cell set and flow dedicated to automated asynchronous circuits design. In International SoC, pages 99--103. USA: IEEE, 2011."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-6932-3_5"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISOC.2007.4402483"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS.2014.6820314"}],"event":{"name":"GLSVLSI '14: Great Lakes Symposium on VLSI 2014","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Houston Texas USA","acronym":"GLSVLSI '14"},"container-title":["Proceedings of the 24th edition of the great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2591513.2591577","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2591513.2591577","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T06:55:59Z","timestamp":1750229759000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2591513.2591577"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,5,20]]},"references-count":11,"alternative-id":["10.1145\/2591513.2591577","10.1145\/2591513"],"URL":"https:\/\/doi.org\/10.1145\/2591513.2591577","relation":{},"subject":[],"published":{"date-parts":[[2014,5,20]]},"assertion":[{"value":"2014-05-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}