{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,9]],"date-time":"2026-07-09T00:10:43Z","timestamp":1783555843429,"version":"3.55.0"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","license":[{"start":{"date-parts":[[2014,5,20]],"date-time":"2014-05-20T00:00:00Z","timestamp":1400544000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,5,20]]},"DOI":"10.1145\/2591513.2591583","type":"proceedings-article","created":{"date-parts":[[2014,5,27]],"date-time":"2014-05-27T12:57:10Z","timestamp":1401195430000},"page":"347-352","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Variability-aware design of double gate FinFET-based current mirrors"],"prefix":"10.1145","author":[{"given":"Dhruva","family":"Ghai","sequence":"first","affiliation":[{"name":"Oriental University, Indore, India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Saraju","family":"Mohanty","sequence":"additional","affiliation":[{"name":"University of North Texas, Denton, TX, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Garima","family":"Thakral","sequence":"additional","affiliation":[{"name":"Oriental University, Indore, India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Oghenekarho","family":"Okobiah","sequence":"additional","affiliation":[{"name":"University of North Texas, Denton, TX, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2014,5,20]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Predictive Technology Model. http:\/\/ptm.asu.edu.  Predictive Technology Model. http:\/\/ptm.asu.edu."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"crossref","DOI":"10.1002\/9780470891179","volume-title":"CMOS Circuit Design, Layout, and Simulation","author":"Baker R. J.","year":"2010","unstructured":"R. J. Baker . CMOS Circuit Design, Layout, and Simulation . Wiley-IEEE Press , 2010 . R. J. Baker. CMOS Circuit Design, Layout, and Simulation. Wiley-IEEE Press, 2010."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2011.6081437"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2012.77"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2013.6674772"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2059054"},{"key":"e_1_3_2_1_7_1","volume-title":"Variation Aware Analog and Mixed-Signal Circuit Design in Emerging Multi-Gate CMOS Technologies","author":"Fulde M.","year":"2009","unstructured":"M. Fulde . Variation Aware Analog and Mixed-Signal Circuit Design in Emerging Multi-Gate CMOS Technologies . Springer , 2009 . M. Fulde. Variation Aware Analog and Mixed-Signal Circuit Design in Emerging Multi-Gate CMOS Technologies. Springer, 2009."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5194\/ars-5-285-2007"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-008-9134-4"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2008.922492"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2010.88"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.895324"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDER.2004.1356489"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/16.902730"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.908596"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2006.889239"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/1396807.1397265"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/DCAS.2005.1611167"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2013.2291112"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.871876"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.885649"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147047"}],"event":{"name":"GLSVLSI '14: Great Lakes Symposium on VLSI 2014","location":"Houston Texas USA","acronym":"GLSVLSI '14","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"]},"container-title":["Proceedings of the 24th edition of the great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2591513.2591583","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2591513.2591583","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T06:55:59Z","timestamp":1750229759000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2591513.2591583"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,5,20]]},"references-count":22,"alternative-id":["10.1145\/2591513.2591583","10.1145\/2591513"],"URL":"https:\/\/doi.org\/10.1145\/2591513.2591583","relation":{},"subject":[],"published":{"date-parts":[[2014,5,20]]},"assertion":[{"value":"2014-05-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}