{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:17:21Z","timestamp":1750306641320,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2014,5,20]],"date-time":"2014-05-20T00:00:00Z","timestamp":1400544000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,5,20]]},"DOI":"10.1145\/2591513.2591589","type":"proceedings-article","created":{"date-parts":[[2014,5,27]],"date-time":"2014-05-27T12:57:10Z","timestamp":1401195430000},"page":"261-266","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["A dual-rail LUT for reconfigurable logic using null convention logic"],"prefix":"10.1145","author":[{"given":"Jing","family":"Yu","sequence":"first","affiliation":[{"name":"RMIT University, Melbourne, Australia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Paul","family":"Beckett","sequence":"additional","affiliation":[{"name":"RMIT University, Melbourne, Australia"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2014,5,20]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/MAHC.2010.28"},{"key":"e_1_3_2_1_2_1","unstructured":"(2011). International Technology Roadmap for Semiconductors. Available: http:\/\/www.itrs.net\/Links\/2011ITRS\/Home2011.htm (2011). International Technology Roadmap for Semiconductors. Available: http:\/\/www.itrs.net\/Links\/2011ITRS\/Home2011.htm"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871535"},{"key":"e_1_3_2_1_4_1","first-page":"2345","volume-title":"International Symposium on Circuits and Systems, ISCAS'05","author":"Beckett P.","year":"2005"},{"key":"e_1_3_2_1_5_1","first-page":"2329","volume-title":"ISCAS'05","author":"Beckett P.","year":"2005"},{"key":"e_1_3_2_1_6_1","unstructured":"A. Davis and S. W. Nowick \"An Introduction to Asynchronous Circuit Design \" University of Utah Salt Lake City UT UUCS-97-013 September 19 1997. A. Davis and S. W. Nowick \"An Introduction to Asynchronous Circuit Design \" University of Utah Salt Lake City UT UUCS-97-013 September 19 1997."},{"key":"e_1_3_2_1_7_1","first-page":"305","volume":"5","author":"Fant K. M.","year":"1994","journal-title":"\"Null Convention Logic System,\" US Patent"},{"key":"e_1_3_2_1_8_1","unstructured":"K. M. Fant and S. A. Brandt \"NULL Convention LogicTM: a complete and consistent logic for asynchronous digital circuit synthesis \" in Proceedings of International Conference on Application Specific Systems Architectures and Processors ASAP 96. 1996 pp. 261--273. K. M. Fant and S. A. Brandt \"NULL Convention LogicTM: a complete and consistent logic for asynchronous digital circuit synthesis \" in Proceedings of International Conference on Application Specific Systems Architectures and Processors ASAP 96. 1996 pp. 261--273."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/63526.63532"},{"volume-title":"CA: Stanford University Press","year":"1963","author":"Muller D. E.","key":"e_1_3_2_1_10_1"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"crossref","unstructured":"G. E. Sobelman and K. M. Fant \"CMOS circuit design of threshold gates with hysteresis \" in IEEE International Symposium on Circuits and Systems (II) 1998 pp. 61--65. G. E. Sobelman and K. M. Fant \"CMOS circuit design of threshold gates with hysteresis \" in IEEE International Symposium on Circuits and Systems (II) 1998 pp. 61--65.","DOI":"10.1109\/ISCAS.1998.706841"},{"volume-title":"5th International Workshop on Field Programmable Logic and Applications","year":"1995","author":"Payne R. E.","key":"e_1_3_2_1_12_1"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"crossref","unstructured":"M. Aydin and C. Traver \"Implementation of a Programmable Phased Logic Cell \" presented at the 45th Midwest Symposium on Circuits and Systems Vol. 2 2002. M. Aydin and C. Traver \"Implementation of a Programmable Phased Logic Cell \" presented at the 45th Midwest Symposium on Circuits and Systems Vol. 2 2002.","DOI":"10.1109\/MWSCAS.2002.1186787"},{"key":"e_1_3_2_1_14_1","unstructured":"C. Traver R. B. Reese and M. A. Thornton \"Cell Designs for Self-Timed FPGAs \" presented at the 14th Annual IEEE International ASIC\/SOC Conference 2001. C. Traver R. B. Reese and M. A. Thornton \"Cell Designs for Self-Timed FPGAs \" presented at the 14th Annual IEEE International ASIC\/SOC Conference 2001."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","unstructured":"K. Meekins D. Ferguson and M. Basta \"Delay Insensitive NCL Reconfigurable Logic \" presented at the IEEE Aerospace Conference Vol. 4 2002. K. Meekins D. Ferguson and M. Basta \"Delay Insensitive NCL Reconfigurable Logic \" presented at the IEEE Aerospace Conference Vol. 4 2002.","DOI":"10.1109\/AERO.2002.1036908"},{"volume-title":"Military and Aerospace Applications of Programmable Devices and Technologies Conference","year":"1998","author":"Lamb D. R.","key":"e_1_3_2_1_16_1"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1216919.1216922"},{"volume-title":"Null Conventional Logic in COTS FPGA's,\" Electrical Engineering Masters","year":"2008","author":"Rajgara M.","key":"e_1_3_2_1_18_1"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296431"}],"event":{"name":"GLSVLSI '14: Great Lakes Symposium on VLSI 2014","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Houston Texas USA","acronym":"GLSVLSI '14"},"container-title":["Proceedings of the 24th edition of the great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2591513.2591589","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2591513.2591589","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T06:55:59Z","timestamp":1750229759000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2591513.2591589"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,5,20]]},"references-count":19,"alternative-id":["10.1145\/2591513.2591589","10.1145\/2591513"],"URL":"https:\/\/doi.org\/10.1145\/2591513.2591589","relation":{},"subject":[],"published":{"date-parts":[[2014,5,20]]},"assertion":[{"value":"2014-05-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}